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Abstract 
The innovation and scaling of complementary metal oxide semiconductor 
field effect transistor (CMOS) at the heart of integrated circuits has been on-
going for the last four decades. The materials themselves now become the 
limit to further reduction of device dimensions. For instance, the scaling of 
the conventional Si/SiO2 metal-oxide-semiconductor field effect transistor 
(MOSFET) has come to its limit as the ultra-thin SiO2 layer introduces 
unacceptably large leakage current via electron direct tunnelling. Thus 
incorporation of new materials into semiconductor processes is needed for 
devices with smaller dimensions and higher performance. High mobility 
materials (e.g. In0.53Ga0.47As) and high dielectric constant (high-k) gate 
materials are potential candidates being researched to replace Si/SiO2 
structure to achieve lower leakage, lower power dissipation and higher speed 
of device operation. 
 
In order to realize high performance high-k/In0.53Ga0.47As MOS devices, 
there are a few problems that must be resolved, one of which is the high 
density of electrically active defects that exist near/at the high-
k/In0.53Ga0.47As interface, which can induce device instability. In this thesis, 
investigation into border traps (or charge trapping) and interface states in 
HfO2/In0.53Ga0.47As and Al2O3/In0.53Ga0.47As MOS capacitor structures was 
carried out with an emphasis on the characterization of border traps using 
capacitance-voltage (C-V) hysteresis measurement. 
 
The charge trapping behavior is observed to be predominantly a reversible 
process and the density of trapped charge (Qtrapped) estimated from C-V 
hysteresis can be comparable to, or even greater than the typical high-
k/In0.53Ga0.47As interface state density, highlighting that the C-V hysteresis is 
a serious problem to resolve. It is observed that MOS systems with removed 
high-k/In0.53Ga0.47As interface layer exhibit a significant reduction in C-V 
hysteresis and charge trapping when compared to samples which have an 
interface layer between high-k oxide and In0.53Ga0.47As. Moreover, based on 
an oxide thickness series for both HfO2 and Al2O3, it is demonstrated that the 
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C-V hysteresis increases linearly with the increasing high-k oxide thickness 
and the corresponding Qtrapped is a constant value over all the oxide 
thicknesses. These experimental observations indicate that the trapped charge 
is predominately localized as a sheet charge (in cm
-2
) near/at the interfacial 
transition region between the high-k oxide and the In0.53Ga0.47As substrate, 
which can contain native oxides of In, Ga and As. The engineering of the 
high-k/In0.53Ga0.47As interface is therefore the key to reducing C-V hysteresis 
and improving device reliability. In this work, a systematic study of the 
effect of forming gas annealing (5% H2 / 95% N2) at a series of temperatures 
(250
0
C~450
0
C for 30min) on the electrical characteristics of 
HfO2/In0.53Ga0.47As and Al2O3/In0.53Ga0.47As MOS systems was carried out, 
demonstrating the ability to reduce border trap density values with anneals in 
(5% H2 / 95% N2) for Al2O3/In0.53Ga0.47As and HfO2/In0.53Ga0.47As MOS 
structures under certain conditions. 
 
C-V hysteresis was also studied with a varying stress time in accumulation 
for high-k/In0.53Ga0.47As MOS system. It is observed that C-V hysteresis 
increases with a power law dependence with the increasing stress time at the 
initial stage of stressing and tends to reach a plateau at sufficiently long stress 
times due to the filling of almost all the pre-existing charge trapping states. It 
is also demonstrated for high-k/In0.53Ga0.47As MOS system that a significant 
portion of trapped charge can be removed from the trapping sites within ~4s 
after the stress voltage is removed. 
 
Finally, a combined C-V and hard x-ray photoelectron spectroscopy 
(HAXPES) study was performed on Al2O3/In0.53Ga0.47As MOS capacitors 
using both high (Ni) and low (Al) work function metal gates. The HAXPES 
analysis reveals the presence of band bending prior to metal deposition due 
to a combination of fixed oxide charges and possible donor-type interface 
states. The Fermi level movement following metal deposition reveals a 
partially pinned Al2O3/In0.53Ga0.47As interface. The Fermi level position at 
zero gate bias was calculated using both C-V and HAXPES analysis, and a 
reasonable agreement was achieved between the two techniques. This 
combined study thus provides more certainty on the interface state profile 
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(Dit(E)) extractions and also helps to bridge the gap between interface 
chemistry and electrical properties at a buried interface. 
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Chapter 1: Introduction 
 
 
 
 
1.1 Introduction 
The objective of this chapter is to place the research work of the thesis in the 
general context of complementary metal-oxide-semiconductor (CMOS) 
technology and the challenges associated with the future scaling of minimum 
metal-oxide-semiconductor field effect transistor (MOSFET) dimensions. 
The sections 1.2-1.4 introduce the background to the thesis and in particular 
the motivation behind using high-k/III-V channel materials for future 
devices. The challenges in developing high performance high-k/III-V MOS 
devices will be emphasized in section 1.5, highlighting open questions which 
form the basis of the research work in the thesis. Section 1.6 outlines the 
overall structure of the thesis.  
 
1.2 MOSFET Scaling 
Metal-oxide-semiconductor field effect transistors (MOSFETs) are the 
fundamental switching elements of integrated circuits. The innovation and 
scaling of MOSFET dimensions have been on-going for the last four 
decades. The scaling of MOSFET dimensions has allowed for increased 
functionality per chip area, improved logic characteristics and reduced price 
per chip. The structure of a traditional n-channel MOSFET structure is 
illustrated in Figure 1.1, where L and W are the MOSFET gate length and 
width, respectively. The gate length dimensions of SiO2/Si based MOSFETs 
was scaled from values around 10μm in the early 1970’s down to values 
around 65nm in 2007 following the Moore’s law (Figure 1.2), which was 
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brought up by Gordon Moore in 1965, who predicted that the density of 
transistors on a single chip doubles every 18 months [1]. The reason for the 
use of the SiO2 as the gate insulating layer in MOSFETs is due to the 
excellent insulating property of SiO2 and the very low values of oxide charge 
and interface states (typically ≤ 1010cm-2) which can be achieved in the 
SiO2/Si system which forms the active region of the metal-oxide-
semiconductor (MOS) structure. Until recently, polysilicon was typically 
used as the “metal” gate for SiO2/Si based MOSFET due to its ability to form 
self-aligned gates and the fact that the work function difference between 
polysilicon and the channel material (i.e. Si) can be engineered to be close to 
zero in inversion based on doping of the polysilicon gate, which decreases 
the threshold voltage. This allows more control of the threshold voltage when 
compared to using a single metal as the gate electrode (e.g. aluminum). 
 
 
Figure 1.1: Structure of an n-channel MOSFET [2]. 
 
 
Figure 1.2: Moore’s Law. 
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In the MOSFET performance, a high drive current (or Id, see equation (1.1)) 
is required. 
                        Id =  μWCox(Vg − VT −
1
2
Vd)
Vd
L
                       (1.1) 
where μ is the channel carrier mobility, Vg is the voltage applied to the gate, 
VT is the threshold voltage, Vd is the voltage applied to the drain region and 
Cox is the oxide capacitance defined by equation (1.2). 
                                          Cox =
ε0𝑘
tox
                                                 (1.2) 
where ε0 is the vacuum permittivity (8.85x10
-12
F/m), k is relative permittivity 
of the oxide and tox is the thickness of the oxide.  
 
The scaling of oxide thickness is needed in order to increase the oxide 
capacitance, thus allowing a smaller voltage to form the same amount of 
charge in the channel and induce the same or even increased drive current. 
However, the scaling of the SiO2 has effectively come to its limit as any 
further reductions in the ultra-thin SiO2 layer, which was approaching a 
thickness value of just a few atomic layers, will result in unacceptably large 
leakage currents via direct electron tunnelling, leading to a very large power 
dissipation and reduced device reliability [3]. This demands for the research 
into new materials which can provide both increased oxide capacitance and 
low gate leakage in the gate stack to replace SiO2. Therefore, high dielectric 
constant (high-k) materials are introduced as the solution to resolve the gate 
leakage issue. 
 
1.3 High-k/Metal Gate Stack 
The dielectric constant of SiO2 is 3.9. Any materials used in MOS devices to 
replace SiO2 and have a higher dielectric constant than 3.9 can be referred to 
as high-k materials. A high value of oxide capacitance is required in 
MOSFET performance in order to assure a high drive current. From equation 
(1.2), either increasing the k-value or reducing the oxide thickness can 
increase the oxide capacitance. With the introduction of high-k gate materials 
to MOS devices, the physical thickness of the oxide can be increased while 
maintaining or even increasing the oxide capacitance, thus efficiently 
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reducing the gate leakage current and the overall power dissipation while 
ensuring a high drive current. There are some important requirements and 
issues when high-k materials are considered as a replacement of SiO2 on Si 
based MOSFET listed below. 
 
(1) For the high-k oxide to be a good insulator, it must possess a sufficient 
band offset with the semiconductor band edges to minimize the Schottky 
emission and direct tunnelling effect [4, 5]. A high-k on Si transistor review 
paper by John Robertson [4] has summarized the k-value of a selection of 
high-k candidates and their corresponding bandgap as well as the band offset 
with Si conduction band (CB) edge (see Table 1.1), showing that there is a 
trade-off between the k-value and the band offset. A compromise must be 
made when choosing the suitable high-k gate material. 
 
Table 1.1 Static dielectric constant (k), experimental bandgap and 
(consensus) CB offset on Si of the candidate gate dielectrics (Source of 
Table 1.1: J. Robertson [4]) 
 
 
(2) Unlike SiO2, which is the Si native oxide and can be thermally grown on 
Si substrate, high-k oxides must be deposited. Atomic layer deposition 
(ALD) is one of the leading deposition methods for high-k oxides in which 
two or more precursors are introduced to a vacuum deposition chamber in a 
sequential manner. The first precursor being introduced carries the metal 
reactant needed for the high-k oxide (e.g. Al(CH3)3 (TMA) for the deposition 
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of Al2O3 and Hf[N(CH3)C2H5]4 (TEMAH) for the deposition of HfO2) and 
the second precursor is oxidant (e.g. H2O vapor). After each precursor pulse, 
saturation in chemisorption on the film growing surface can be achieved, 
followed by a purge phase which pumps away the excess precursors and any 
reaction by-products. These terminate the reaction to one atomic layer after 
each precursor pulse phase and complete an ALD cycle, allowing excellent 
uniformity of ALD. The ALD cycle is then repeated in order to grow the 
targeting oxide thickness. Figure 1.3 shows schematically a complete cycle 
of ALD of Al2O3 using TMA and H2O as precursors [6]. Due to the ability to 
grow controllable thin films, as the thickness can just be determined simply 
by the number of ALD cycles, ALD is preferably adopted as the high-k oxide 
deposition method for research purposes. Other deposition methods include 
chemical vapor deposition (CVD) (also preferred in industry), electron beam 
evaporation plus oxidation and sputter oxidation. A comparison of the 
mentioned deposition methods in terms of coverage, purity, defects, etc is 
given by [4]. 
 
 
Figure 1.3: A complete ALD cycle in the deposition of Al2O3 using TMA and 
H2O as precursors, from the review of R. M. Wallace et al [6]. 
 
(3) As high-k materials are introduced to replace SiO2 in MOSFET, 
polysilicon is no longer suitable to be the gate material because polysilicon 
reacts with the high-k oxide, adding an unwanted capacitance to the gate 
stack and causing Fermi level pinning at the high-k/polysilicon interface thus 
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giving rise to a very high threshold voltage and reduced drive current. Metal 
gates are thus chosen to replace polysilicon gate to prevent the reaction with 
high-k dielectric. In addition to the incompatibility between high-k oxide and 
polysilicon, phonon scattering in high-k oxide is a problematic issue that 
causes mobility degradation. Metal gates have been reported to effectively 
screen the phonon scattering from coupling with the channel carriers and 
resolve the mobility degradation [7]. However, challenge in using metal gate 
remains as the chosen metal has to have a suitable work function for both n-
MOS and p-MOS to achieve high performance. In late 2007, INTEL 
introduced a HfO2 based high-k material and metal gate into the gate stack of 
45nm MOSFETs (see Figure 1.4) [8]. This is a significant innovation in the 
development of CMOS technology and the first time high-k/metal gate stack 
was put into commercial manufacturing process.  
 
 
Figure 1.4: High-k/metal gate into the gate stack of 45nm MOSFETs 
(Source: K. Misty et al., IEDM 2007). 
 
(4) In high-k/Si MOS structures, a thin SiO2 layer is formed between high-k 
layer and Si substrate. The SiO2 interfacial layer, which has a low k-value 
and introduces an extra capacitance in series with the high-k oxide 
capacitance, reduces the overall capacitance of the gate stack. However, this 
interfacial SiO2 layer is needed as experiments have shown that when the 
high-k oxide is in direct contact with the silicon channel, the carrier mobility 
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in the channel region is reduced thus slowing the switching speed of 
MOSFETs [9, 10].  
 
One potential solution to further enhance MOSFET performance is to replace 
Si channel with high mobility channel materials, such as III-V materials for 
the n-channel device and Ge for the p-channel device, and to integrate the 
alternative channel materials with high-k oxides, which is discussed further 
in section 1.4. 
 
1.4 High Mobility Channel Materials 
III-V compound semiconductors, comprising elements from group III and 
group V of the periodic table, are being explored as new channel materials 
for MOS devices. The main reason for III-V to be used to replace Si is that 
III-V materials have very high electron mobility. For instance, GaAs has an 
electron mobility of 8500cm
2
/Vs and In0.53Ga0.47As has an even higher 
electron mobility of 14000cm
2
/Vs compared to 1400cm
2
/Vs for Si (see Table 
1.2). 
 
Table 1.2 Comparison of carrier mobility 
Material Si Ge GaAs In0.53Ga0.47As InAs InSb 
Electron 
Mobility 
(cm2/Vs) 
1400 3900 8500 14000 40000 78000 
Hole Mobility 
(cm2/Vs) 450 1900 400 300 500 850 
 
By employing such high mobility materials in MOSFETs, the drive current 
can be increased (see equation (1.1)) and thus a higher speed of switching 
can be achieved. Due to the high electron mobility III-V materials possess, 
III-V materials are commonly used as the channel materials for n-channel 
MOSFETs. It is notable from Table 1.2 that the hole mobility of both Si and 
In0.53Ga0.47As are small, therefore high hole mobility materials such as Ge are 
now considered as a channel material option for p-channel MOSFET. An 
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alternative way to utilize the high mobility materials is to use the higher 
mobility to achieve the same drive current at a lower supply voltage, which 
has the potential to reduce overall power consumption in the device. The 
combination of III-V n-MOS and Ge p-MOS transistors using high-k oxides 
for the future CMOS technology is expected to improve the performance 
over power consumption ratio. Due to the combination of a high electron 
mobility, suitable energy gap (0.75eV) and the fact that it can be grown 
lattice matched in InP for initial investigations, there has been a considerable 
focus of research attention on InxGa1-xAs with a 53% indium concentration 
(referred to as In0.53Ga0.47As). This thesis focuses on the study of MOS 
system formed on In0.53Ga0.47As grown by metal organic vapour phase 
epitaxy (MOVPE) on InP substrates. 
 
1.5 Challenges in Developing High Performance High-k/III-V 
MOS Devices  
From the discussions in session 1.3 and 1.4, high-k oxides in conjunction use 
with III-V channel materials in MOSFET has the potential for lower leakage, 
lower power consumption and higher speed of device operation. However, 
there are a number of challenges associated with the incorporation of 
In0.53Ga0.47As channel materials into a CMOS process, which include: 
 Integration of the In0.53Ga0.47As channel onto a silicon platform by 
growth or bonding. 
 Integrating a high hole mobility channel with the In0.53Ga0.47As n-
channel MOSFET for the complementary p-channel device. 
 Minimizing resistance in the source and drain contacts. 
 Electrically active defects present in the high-k/III-V gate stack. 
 
This thesis is focused on the issue of the high-k/III-V gate stack, which 
typically is reported to have a high density of electrically active defects both 
at the interface and in the oxide layer which can degrade the electrical 
characteristic of MOSFETs and induce device instability. The main 
electrically active defects include fixed oxide charges within the high-k 
oxide, high-k/III-V interface states, and border traps as illustrated in Figure 
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1.5. A realistic target of the density of these defects for device applications in 
practice is ≤ 1x1011cm-2. Understanding the origin of these defects, finding 
practical routes to the passivation of these defects and realizing high 
performance high-k/III-V MOS devices, which are the objective of this work, 
are very important in developing future III-V devices for integrated circuits. 
For research purposes, metal-oxide-semiconductor (MOS) capacitors are 
often used to study these defects instead of fabricating a full MOSFET, as it 
reduces the associated processing steps and cost. The work in this thesis is 
focused on MOS structures and the theory behind the MOS structure and the 
corresponding capacitance-voltage response is covered in Chapter 2.  
 
 
Figure 1.5: Illustration of electrically active defects in high-k/In0.53Ga0.47As 
MOS system. 
 
The electrically active defects illustrated in Figure 1.5 are discussed 
separately as below.  
(1) Fixed Oxide Charges 
Fixed charges (Qf) are immobile charges distributed within the oxide and do 
not respond to the gate voltage. Fixed oxide charges can cause the MOSFET 
threshold voltage to shift and the oxide charge can be either positive or 
negative depending on the specific oxide and annealing conditions. Fixed 
oxide charges can arise from oxidation/deposition process. It is suggested in 
[2] that for SiO2, the fixed oxide charges origin from excess Si or the loss of 
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an electron from excess oxygen centres near the SiO2/Si interface. Recent 
work demonstrated that fixed charge in the ALD deposited Al2O3 in 
Al2O3/In0.53Ga0.47As MOS systems is comprised of negative interface fixed 
charge near the Al2O3/In0.53Ga0.47As interface and positive fixed charge 
distributed through the bulk of Al2O3 film [11]. The origin of fixed charges 
in ALD deposited Al2O3 is suggested to be oxygen and aluminium dangling 
bonds and post-metal forming gas anneal (FGA, 5 % H2/ 95% N2) is reported 
to efficiently reduce the fixed oxide charge density as shown in Figure 1.6 
[11, 12]. 
 
 
Figure 1.6: Fixed oxide charge in ALD-deposited Al2O3 is comprised of 
positive bulk fixed charge and negative interface fixed charge, both of which 
are reduced after FGA [11]. 
 
(2) Interface States 
Interface states between the oxide and semiconductor in MOS devices can 
introduce extra energy levels within the semiconductor bandgap which 
restrict efficient Fermi level movement thus slowing down the device 
switching speed. For very high interface state density values (typically > 
1x10
13
cm
-2
), the interface state density is so high that the semiconductor 
surface Fermi level is pinned preventing the inversion channel from being 
formed. 
 
The interface state density (Dit) for high-k/III-V MOS structures can be one 
or even two orders of magnitude higher than that of SiO2/Si structures. The 
Si dangling bonds (known as Pb0 and Pb1 centers) are suggested to be the 
origin of the interface states for SiO2/Si MOS systems [13-15]. However, the 
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interface between high-k oxide and III-V substrate can be very complicated. 
For example, high-k/In0.53Ga0.47As interface can contain In0.53Ga0.47As native 
oxides of In, Ga and As, which are presented in a variety of bonding 
configurations [16]. The physical origin of interface states can be dangling 
bonds, dimmers (e.g. As-As [17]) and anti-site defects (e.g. AsGa) at that very 
interface. Figure 1.7 illustrates a typical interface state density profile (i.e. Dit 
as a function of the energy level E with respect to the valence band edge Ev) 
for an Al2O3/In0.53Ga0.47As structure, showing a donor-type Dit profile that 
increases towards the valance band edge with a peak Dit near the midgap and 
an acceptor-type Dit profile that increases into the conduction band [18]. An 
alternative way in which the native oxides can affect the device performance 
is that these oxides in direct contact with the In0.53Ga0.47As surface have a 
smaller energy gap (e.g. In2O3=3.75eV, Ga2O3=4.8eV [19]) than the high-k 
oxide thus leading to increased leakage. Moreover, an electron trapping well 
can be formed at the interface between the interfacial native oxide and the 
In0.53Ga0.47As substrate causing device instability. Therefore the research into 
the high-k/InxGa1-xAs interface states is complex and has received 
considerable research attention in the literature [5, 11, 16-18, 20-24]. 
 
 
Figure 1.7: Typical interface state density profile in Al2O3/In0.53Ga0.47As 
MOS device. Source of Figure 1.7: V. Djara et al [18]. 
 
For the study of interface states, the primary task is to quantify the interface 
state as a function of energy level correctly. Electrical characterization such 
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as capacitance method and conductance method is universally used to 
quantify Dit [2, 25]. However, cautions must be taken when using these 
methods for the extraction of Dit for high-k/III-V MOS systems as they can 
only be valid under some limited conditions and the capacitance-voltage 
characteristics can be easily misinterpreted due to the confusion between 
interface state response and minority carrier response [26], leading to a large 
error in Dit. There is a variation of reported Dit values between different 
research groups using different Dit extraction methods [5]. The validity of the 
electrical methods and determination of accurate Dit will be further examined 
in this thesis. 
 
A variety of passivation methods have been reported to reduce Dit level such 
as in-situ H2S passivation [16, 20], forming gas anneal [11, 21, 27, 28] and 
annealing in N2 [28]. Another approach is to use an interface Al2O3 control 
layer in HfO2/In0.53Ga0.47As MOS system, which is effective in Dit reduction 
attributed to the “self-cleaning” process of ALD of Al2O3 on In0.53Ga0.47As 
surface [29-31]. Recent work on high-k/In0.53Ga0.47As MOS systems has 
shown that (NH4)2S (10% in deionized H2O) for 20min at room temperature 
prior to the ALD with a minimum transfer time from the aqueous (NH4)2S 
solution to the ALD chamber is effective in suppressing the formation of 
In0.53Ga0.47As native oxide and reducing Dit [32]. This surface passivation 
method is used for the majority of the In0.53Ga0.47As samples presented in this 
thesis. 
 
(3) Border Traps 
Border traps (also referred to as “charge trapping states” or “slow traps” to 
distinguish from the interface states which have very fast response times) 
were firstly studied by D. M. Fleetwood et al [33] back in 1995. Border traps 
describe those defects with energy levels aligned with the MOS 
semiconductor conduction/valence bands and can exchange charges with the 
bands via a tunnelling process and have been examined in the literature [34-
38]. The charge exchange following an ac signal of different frequencies 
superposed on the gate voltage will result in a dispersion in the capacitance 
value with the ac frequency for MOS capacitors biased in accumulation (This 
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effect is often called frequency dispersion and is covered in chapter 2). This 
effect is similar to the way in which interface states will impact the 
capacitance-voltage response and as a consequence there has been confusion 
between border traps and interface states. A potential way to distinguish 
interface states from border traps is to analyze the MOS accumulation 
frequency dispersion with varying measurement temperature, as the interface 
states are temperature dependent but the direct tunnelling process depends 
only on the ac frequency and border traps’ locations into the oxide and 
should be independent of temperature [34].  
 
For MOS systems with a very high Dit, the accumulation frequency 
dispersion can be a result of both interface states and border traps which 
makes the analysis more difficult. Border traps can also induce hysteresis 
behavior in the MOS capacitance-voltage (C-V) response, and this opens a 
new way to study the border traps and reveal a charge trapping density and 
how this varied with bias conditions, process changes and how the trapping 
evolves with time. Initial studies at the start of the PhD indicated that the 
charge trapping in border traps was comparable to, or even greater than, the 
typical interface state density values in high-k/III-V MOS systems [39]. 
However, the issue of C-V hysteresis in the high-k/III-V MOS system has 
received only a limited amount of research attention to date [40, 41]. As a 
result, the study of border traps using the C-V hysteresis technique formed a 
major aspect of the PhD research. 
 
1.6 Thesis Outline 
The main work of this thesis is to study the border traps and interface states 
in metal gate HfO2/In0.53Ga0.47As and Al2O3/In0.53Ga0.47As MOS capacitors 
using electrical characterization in order to gain an increased understanding 
of these defects in high-k/In0.53Ga0.47As MOS systems, and furthermore 
suggest possible routes to passivate these defects and thus reduce device 
instability. Chapter 2 will present the fundamental theories of MOS 
capacitors and the electrical measurements used for the characterization of 
the electrically active defects. Chapter 3 will discuss the primary study into 
the border traps using C-V hysteresis, placing an emphasis on the density of 
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trapped charge and its primary physical location in the oxide and how the 
trapped charge increases with the increasing stress bias. Chapter 4 studies 
how the trapped charge evolves with time for fixed stress bias and models the 
response based on charge trapping theories developed for high-k MOS 
systems on silicon. Chapter 5 reports on the effect of post-metal forming gas 
annealing (250
o
C to 450
o
C) on both the C-V hysteresis and interface states. 
The final experimental chapter, Chapter 6, introduces a combined study of C-
V and hard x-ray photoelectron spectroscopy (HAXPES) on high-
k/In0.53Ga0.47As MOS structures for the accurate determination of Fermi level 
position at the oxide/semiconductor interface. Finally, the main findings of 
the PhD thesis are summarized in Chapter 7, along with some suggestions on 
how to extend the research work in this thesis. 
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Chapter 2: Theories and Measurement 
Techniques 
 
 
 
 
2.1 Introduction 
Metal-oxide-semiconductor capacitors (MOS capacitors) are used as the 
sample structure for all the research work presented in this thesis, and this 
chapter covers the basic theories behind the MOS device structure along with 
the resulting capacitance and conductance voltage responses and how they 
are influenced by interface states and border traps. Section 2.2 will discuss 
the basic operation of MOS capacitor, leakage mechanisms and an ideal 
capacitance-voltage (C-V) characteristic. Section 2.3 will focus on effect of 
fixed oxide charge, interface states and border traps on the electrical behavior 
of MOS capacitor. Section 2.4 will discuss the high-low frequency 
capacitance method and the conductance method for the extraction of 
interface state density. Section 2.5 will give the details of the In0.53Ga0.47As 
MOS capacitor samples used in this work. Section 2.6 will conclude this 
chapter. 
 
2.2 MOS System Characteristics 
2.2.1 MOS Capacitor and Band bending 
A MOS capacitor has a “sandwich” structure, consisting of metal gate, an 
oxide and semiconductor substrate as shown in Figure 2.1. 
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Figure 2.1: MOS capacitor structure. 
 
In capacitance-voltage (C-V) and conductance-voltage (G-V) measurements, 
a slowly varying DC voltage is applied to the gate of the MOS capacitor and 
a small ac voltage is superposed on the gate bias in order to measure the 
capacitance and the conductance of the MOS capacitor as a function gate 
bias (Vg). 
 
Mobile carriers in the semiconductor can be attracted to or repelled from the 
semiconductor surface by varying the DC gate voltage, thus the MOS 
capacitor is defined operating in different regions (i.e. accumulation, 
depletion and inversion) as shown in Figure 2.2 using a p-type MOS 
capacitor as an example. 
 
 
(a)                               (b)                                  (c) 
Figure 2.2: A p-type MOS capacitor operating in (a) accumulation (b) 
depletion and (c) inversion. 
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In order to understand the operation of MOS capacitor in different regions, 
the definitions of surface potential and bulk potential are introduced in the 
first place. 
 
Band bending Ψ(x) represents the potential at any point x in the 
semiconductor away from the semiconductor surface with respect to its value 
in the bulk and can be expressed as 
                                            Ψ(x) ≡ −
Ei(x)−Ei(∞)
q
                                      (2.1) 
where Ei(x) is the intrinsic Fermi level at point x, Ei(∞) is the bulk intrinsic 
Fermi level and q is the elementary charge. Note that the Fermi level is 
defined as the energy level with the 50% possibility of being occupied by an 
electron. For intrinsic semiconductors, Fermi level is located in the middle of 
the bandgap (Eg), which is defined as the energy difference between the 
conduction band edge and valance band edge.  
 
Surface potential, denoted as Ψs, is the total band bending (or the band 
bending at x = 0), and can be expressed as 
                                              ΨS ≡ Ψ(0) ≡ −
Ei(0)−Ei(∞)
q
                          (2.2) 
where Ei(0) is the surface intrinsic Fermi level.  
 
Bulk potential, denoted as ΦB, is defined as   
                                               ΦB ≡
Ef−Ei(∞)
q
                                              (2.3) 
where, Ef is the Fermi level. For a given semiconductor doping level and 
temperature, ΦB is a constant value and can be calculated by equation (2.4) 
based on Boltzman statictics. 
                                               |ΦB| ≡
kBT
q
ln(
Ndoping
ni
)                                 (2.4) 
where kB is the Boltzmann constant (kB=1.38x10
-23
JK
-1
 or 8.617x10
-5
eV/K), 
T is the temperature in Kelvin [K], Ndoping is the doping of the semiconductor 
in cm
-3
 and ni is the intrinsic concentration of the semiconductor in cm
-3
. 
Note that ΦB is positive for n-type semiconductor and negative for p-type 
semiconductor. 
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The operation of p-type MOS capacitor can be represented by the band 
diagrams in Figure 2.3 and discussed in combination with the MOS 
structures in Figure 2.2. 
 
 
(a) accumulation              (b) flatband                   (c) depletion 
 
 
(d) onset of weak inversion  (e) weak inversion   (f) onset of strong inversion 
 
Figure 2.3: Band diagrams of a p-type MOS capacitor operating in (a) 
accumulation (b) flatband (c) depletion, (d) onset of weak inversion, (e) weak 
inversion, and (f) onset of strong inversion, where Ec represents conduction 
band minimum energy, Ev represents valance band maximum energy, Ef 
represents the Fermi level energy of the semiconductor and Ei represents the 
intrinsic Fermi level energy of the semiconductor. 
 
In an ideal p-type MOS capacitor, by applying a gate voltage (Vg) that is 
smaller than the flatband voltage (the flatland voltage will be introduced later 
in this discussion) to the gate and thus creating negative charges in the gate, 
the majority carriers (holes) in the p-type substrate are attracted to the 
semiconductor surface as shown in Figure 2.2(a). The corresponding band 
diagram is illustrated in Figure 2.3(a). The semiconductor Fermi level is 
close to the valance band edge, indicating that holes are accumulated at the 
semiconductor surface (bands bending upward and thus Ψs<0 according to 
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equation (2.2)). The hole density at the semiconductor surface becomes much 
greater than that in the bulk semiconductor. The p-type MOS capacitor is 
now operating in accumulation region. 
 
As the gate voltage increases positively, there is a condition where the bands 
are flat throughout the semiconductor. This is called the flatband condition 
where Ψs=0V. The gate voltage that drives the MOS capacitor to flatband 
condition is called the flatband voltage denoted as Vfb. The band diagram of 
flatband condition is shown in Figure 2.3(b). For an ideal MOS capacitor, the 
flatband voltage equals to the work function difference between the metal 
and the semiconductor, which is denoted as Φms, where the work function is 
defined as the smallest amount of energy needed to remove an electron from 
the Fermi level to vacuum level at absolute zero. 
 
When the gate voltage increases beyond the flatband voltage, holes are 
repelled from the semiconductor surface, leaving a region depleted of mobile 
carriers. The p-type MOS capacitor operates in depletion. The depletion layer 
contains only the immobile negatively charged ions as shown in Figure 
2.2(b). The band diagram of the p-type MOS capacitor operating in depletion 
illustrated in Figure 2.3(c) shows that the bands at semiconductor surface are 
bending downwards giving a positive value of Ψs, and the Fermi level at the 
semiconductor surface is still below the surface intrinsic Fermi level. As the 
Fermi level moves towards the intrinsic Fermi level at the semiconductor 
surface with the positively increasing Vg, the depletion layer width will 
increase. 
 
As the gate voltage keeps increasing positively, minority carriers (electrons) 
are attracted to the semiconductor surface as shown in Figure 2.2(c). Another 
specific condition occurs when the Fermi level at the semiconductor surface 
crosses the surface intrinsic Fermi level, where the p-type MOS capacitor is 
referred to as being at the onset of weak inversion (Figure 2.3(d)). This 
condition is surface intrinsic with surface electron density equaling to surface 
hole density. At this stage, if the gate voltage keeps increasing positively, the 
surface Fermi level moves beyond the surface intrinsic Fermi level (Figure 
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2.3(e)), and there is a region referred to as weak inversion with increasing 
inversion charge (electrons) density at the semiconductor surface which is 
still less than the density of majority carriers in the bulk semiconductor.  
 
Once the increasing surface potential Ψs becomes twice the value of the bulk 
potential (i.e. Ψs = 2|ΦB|), the MOS capacitor reaches the onset of strong 
inversion where the surface electron density becomes equal to the hole 
density in the bulk of semiconductor (Figure 2.3(f)). When the electron 
charge density at the surface increases greater than the hole density in the 
bulk (Ψs>2|ΦB|), the p-type MOS capacitor is operating in strong inversion. 
In strong inversion, the Fermi level at the semiconductor surface is close to 
the conduction band edge, indicating the surface is strongly inverted by 
electrons. Once the MOS capacitor reaches strong inversion, the depletion 
layer width can hardly increase. Table 2.1 gives the full details of the 
semiconductor surface Fermi level position, surface potential and surface 
carrier density of the p-type MOS capacitor operating in different regions. 
The same theories can be applied to the n-type MOS capacitor by simply 
inverting the sign of the corresponding terms. 
 
Table 2.1 Summary of MOS capacitor operating regions (for a p-type Si 
MOS structure) 
Operating 
region 
Surface Ef position Surface potential 
Surface carrier 
density 
Accumulation Ef is very close to Ev Ψs < 0V ps > Na 
Flatband Ef - Ev = Eg/2 - q|ΦB| Ψs = 0V ps = Na 
Depletion Eg/2 > Ef - Ev > Eg/2 - q|ΦB| 0V < Ψs < |ΦB| ni < ps < Na 
Onset of weak 
inversion 
Ef at midgap 
i.e. Ef - Ev = Eg/2 
Ψs = -ΦB > 0V 
ns = ps = ni 
i.e. surface 
intrinsic 
Weak inversion 
Ef is slightly above Ei 
Eg/2 < Ef - Ev < Eg/2 + q|ΦB| 
2|ΦB| > Ψs > |ΦB| ni < ns < Na 
Onset of strong 
inversion 
Ef - Ev = Eg/2 + q|ΦB| Ψs = -2ΦB > 0V ns = Na 
Strong 
inversion 
Ef is close to Ec 
Ef - Ev > Eg/2 + q|ΦB| 
Ψs > -2ΦB > 0V ns > Na 
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In Table 2.1: 
Na = doping level of the p-type semiconductor = hole density in the bulk of the p-
type semiconductor 
ps = hole density at the semiconductor surface 
ns = electron density at the semiconductor surface 
 
2.2.2 Leakage Mechanisms 
In an ideal MOS capacitor, the oxide is a perfect insulator and the 
conductance of this insulating film is zero. In practice, however, there is 
always some level of leakage occurring. A few conduction mechanisms can 
attribute to the leakage through the oxide, such as direct tunnelling, Fowler-
Nordheim tunnelling, thermionic emission, Frenkel-Poole emission, etc. 
Tunnelling is the most common conduction process that causes leakage 
under high electric fields. In this section, theory of direct tunnelling and 
Fowler-Nordheim tunnelling will be introduced. 
 
The band diagram for direct tunnelling is illustrated in Figure 2.4(a), showing 
that the carriers can tunnel directly straight through the oxide. Direct 
tunnelling is significant in thin oxide (typically < ~3nm for SiO2) and the 
leakage (JDT) caused by direct tunnelling is shown in equation (2.5). 
                           JDT = A × 𝐸𝑜𝑥
2 × exp(−
B(1−(1−qVox/ϕb)
1.5)
Eox
)                   (2.5) 
where                                  A =
q3
8πhϕb
(
m
mox
)                                              (2.6) 
and                                      B =
8π√2moxϕb
3
3qh
                                                (2.7) 
where h is Planck's constant, Vox is the voltage drop across the oxide, Eox is 
the oxide field, mox is the effective electron mass in the oxide, m is the free 
electron mass, and  𝜙b is the barrier height. 
 
For Fowler-Nordheim tunnelling, carriers tunnel through only a partial width 
of the barrier as illustrated in Figure 2.4(b). Fowler-Nordheim tunnelling 
usually occurs in thicker oxides, and the leakage current (JFN) caused by 
Fowler-Nordheim tunnelling is expressed in equation (2.8). 
                                            JFN = AEox
2 exp (−
B
Eox
)                                   (2.8) 
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Figure 2.4: Band diagrams for leakage mechanism (a) Direct tunnelling and 
(b) Fowler-Nordheim tunnelling. 
 
The temperature and voltage dependence of leakage current for a variety of 
conduction mechanisms is summarized in [1], which can be used to identify 
the leakage mechanisms that lead to the experimental gate current 
characteristics. It is noticeable in equations (2.5) and (2.8) that tunnelling 
leakage has a very strong dependence on the applied voltage and is 
independent on temperature. When the carriers are tunnelling through the 
oxide, defects can be generated in the oxide. Once these defects reach a 
density level that is enough to form a continuous chain connecting the gate to 
the semiconductor, a conduction path is created leading to catastrophic 
breakdown [1]. 
 
2.2.3 Ideal C-V Characteristic 
The equivalent circuit of an ideal MOS capacitor consists of the oxide 
capacitance (see equation (1.2), Cox=ε0k/tox) in series with the differential 
capacitance of the semiconductor (Cs) and is shown in Figure 2.5.  
 
 
Figure 2.5: Equivalent circuit of an ideal MOS capacitor. 
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The total capacitance of the MOS capacitor is therefore expressed using 
equation (2.9). 
                                                
1
Ctotal
=
1
Cox
+
1
Cs
  
or                                      Ctotal =
Cox×Cs
Cox+Cs
                                            (2.9)          
where Cs is defined as the first derivative of the semiconductor surface 
charge (Qs) with respect to the surface potential (Ψs) as expressed in equation 
(2.10). 
                                                 Cs ≡ −
dQs
dΨs
                                               (2.10) 
 
Figure 2.6 illustrates C-V characteristic for ideal SiO2/Si MOS capacitors. 
The equations used to obtain the C-V can be found in [1]. It is notable that 
the C-V demonstrates a symmetry behavior between strong accumulation and 
strong inversion. This is because the density of majority carrier is very large 
at the semiconductor surface in strong accumulation and the density of 
minority carrier is very large at the semiconductor surface in strong 
inversion, therefore Cs becomes very large compared to Cox in both strong 
accumulation and strong inversion. According to equation (2.9), the total 
capacitance in either strong accumulation or strong inversion region is 
approximately equal to the oxide capacitance. 
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Figure 2.6: C-V characteristic for ideal (a) Ni/SiO2(8nm)/n-Si and (b) 
Ni/SiO2(8nm)/p-Si MOS capacitors. The plotted C-V curves are obtained 
from the calculations using equations in [1] based on Boltzman statistics. 
Doping used for Si is 1x10
15
cm
-3
. Work function used for Ni is 5.37eV. 
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In accumulation and depletion, the capacitance arises from the majority 
carriers that flow towards or away from the semiconductor surface following 
the applied ac voltage. Majority carriers respond immediately to the ac 
frequency used in our experiments (typically from 1kHz to 1MHz). Minority 
carriers, which play an important role and govern the C-V characteristic 
when the MOS capacitor is in inversion region, however, can only respond to 
low ac frequencies. 
 
There are three mechanisms for getting the minority carriers including (1) 
generation of minority carriers from back contact, followed by diffusion 
through the quasi-neutral region of the semiconductor and then drift through 
the depletion layer to the inversion layer, (2) generation and recombination 
of minority carriers in the depletion layer and (3) supply from an inversion 
layer beyond the gate area [2]. In strong inversion, charge neutrality to the 
DC gate bias is satisfied by the increasing minority carriers near the 
semiconductor surface, and the depletion region width reaches a maximum. 
The inversion capacitance arises from the minority carriers that flow in and 
out of the inversion layer following the ac gate voltage. Once the supply of 
minority carriers that are controlled by any of the three mechanisms cannot 
keep up with the ac frequency, i.e. at very high frequencies, minority carriers 
will contribute no capacitance to the total capacitance of the MOS capacitor. 
Under this condition, majority carriers will flow into and away from the 
depletion layer edge as majority carriers respond immediately to the ac 
frequency. The depletion layer edge will move following the ac signal, and 
hence the measured capacitance is the depletion layer capacitance in series 
with the oxide capacitance. As the depletion layer width hardly changes in 
strong inversion, this results in a depletion layer capacitance that is an 
approximately constant value. Thus the measured capacitance at high 
frequency to which the minority cannot respond at all is a constant value that 
is independent of gate bias and is the lowest of the entire C-V in strong 
inversion region. At intermediate frequencies, the minority carrier can 
respond to the ac frequency to some extent, and the capacitance measured at 
such frequencies is intermediate between the low and high frequency 
capacitances. The lower the ac frequency is, the higher the capacitance 
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contributed by minority carrier is measured. Therefore, the measured C-V 
will exhibit a frequency dispersion behavior.  
 
Figure 2.7 is an example showing the frequency dispersion in inversion. It 
has to highlight that for an ideal MOS system measured at all frequencies, 
the capacitance should be a constant value and independent of gate bias in 
strong inversion. In addition to the dependence of minority carriers on 
frequency, measurement temperature and bandgap of the semiconductor can 
also affect the minority carrier response thus further affect the C-V in 
inversion region. Either a lower temperature or a larger bandgap can make 
the minority carrier response time longer thus suppresses the minority carrier 
response and reduces the measured inversion capacitance.  
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Figure 2.7: Simulated multi-frequency C-V responses for ideal (a) 
Ni/SiO2(8nm)/n-Si and (b) Ni/SiO2(8nm)/p-Si MOS capacitors that exhibit 
frequency dispersion in inversion region because minority carriers cannot 
respond to the increasing ac frequency. The simulation is performed using 
Silvaco Device Simulator. Doping used for Si is 1x10
15
cm
-3
. Work function 
used for Ni is 5.37eV. 
 
For In0.53Ga0.47As MOS capacitor, an asymmetry in the C-V is obtained due 
to the low density of states in the conduction band (Nc=2.1x10
17
cm
-3
) 
compared to the valance band density of states (Nv= 7.7x10
18
cm
-3
) [3]. A 
simulated C-V for an ideal high-k/n-In0.53Ga0.47As MOS capacitor is 
illustrated in Figure 2.8, showing that the capacitance in accumulation is 
noticeably lower than that in inversion, resulting from the low value of Nc. 
However, this asymmetry is usually not observed in experiments due to the 
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interface states located inside the In0.53Ga0.47As conduction band [4, 5], 
which will be discussed in the next section. 
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Figure 2.8: Simulated C-V responses at a low frequency of 20Hz for an ideal 
Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitor that exhibits an asymmetry in 
the capacitance in the inversion and accumulation region. The simulation is 
performed using Silvaco Device Simulator. Doping used for In0.53Ga0.47As is 
4x10
17
cm
-3
. Work function used for Ni is 5.37eV. 
 
2.3 Non-ideal MOS Capacitor and the Characterization of 
Defects 
Fixed oxide charge 
Fixed oxide charge (Qf) that exists in the bulk oxide or near the 
oxide/semiconductor interface can affect C-V response by shifting the C-V in 
a parallel direction along the gate voltage axis as shown in Figure 2.9. 
Positive Qf shifts C-V negatively and negative Qf shifts C-V positively. 
 
 
Figure 2.9: Parallel C-V shift due to fixed oxide charges [1]. 
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Interface states 
Interface states introduce extra energy levels within the semiconductor 
bandgap and can be divided into donor-type and acceptor-type interface 
states [6]. Donor-type (+/0) interface states are neutral when their energy 
levels are positioned below the Fermi level being occupied by electrons, and 
are positively charged when the energy levels are above the Fermi level in 
which case they are empty. Acceptor-type (0/-) interface states are neutral 
when empty and are negatively charged when filled with electrons. The 
interface states can exchange charges with the semiconductor bands 
following the ac frequency during the C-V measurements and therefore give 
rise to a capacitance (see Figure 2.10). The equivalent circuit of a MOS 
capacitor with oxide/semiconductor interface states is shown in Figure 2.11, 
where Cit is the capacitance associated with the interface states. 
 
 
Figure 2.10: Band diagram for MOS capacitor with interface states. 
 
 
Figure 2.11: Equivalent circuit of a MOS capacitor with Cit. 
 
The total capacitance of the MOS capacitor becomes 
                                             
1
Ctotal
=
1
Cox
+
1
Cs+Cit
                                      (2.11) 
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In high-k/In0.53Ga0.47As MOS systems, an interfacial layer can be formed 
between the high-k oxide and In0.53Ga0.47As, adding an extra capacitance 
(CIL) to the gate stack as shown in Figure 2.12. The total capacitance of the 
MOS capacitor becomes shown in equation (2.12) when both the interface 
states capacitance and interface layer capacitance are taken into 
consideration. 
 
Figure 2.12: Equivalent circuit of a MOS capacitor with CIL and Cit. 
  
                                          
1
Ctotal
=
1
Cox
+
1
CIL
+
1
Cs+Cit
                               (2.12) 
 
Interface states are frequency dependent. C-V characteristic at high 
frequencies to which interface states cannot respond at all will only be 
stretched out along the gate voltage axis due to the DC filling or emptying of 
the interface state energy levels. At low frequencies, the ideal C-V is 
distorted due to the combination of stretch-out along the gate voltage and the 
addition of Cit component to the overall capacitance. Figure 2.13 shows how 
the C-V with interface states deviate from the ideal C-V at both low and high 
frequencies. Theoretically interface states located near the semiconductor 
band edges have very fast response time, therefore the capacitance measured 
in near accumulation should be only weakly dependent on frequency over the 
range of typical ac measurement frequencies (20Hz to 1MHz). However, for 
measurements at radio frequencies and/or low temperature, these interface 
states can be detected.   
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Figure 2.13: C-V with and without the presence of interface states [1]. 
 
Another way in which interface states can manifest themselves is the “Cit 
bumps”, which arise from the Fermi level going through a peak interface 
state density in the bandgap as shown in Figure 2.14 using SiO2/Si structure 
as an example. In a typical high-k/In0.53Ga0.47As MOS system, there is a 
distribution of Dit across the In0.53Ga0.47As bandgap; therefore the “Cit 
bumps” are observed to be wider than that shown in Figure 2.14. Moreover, 
the Dit distribution extends to the In0.53Ga0.47As conduction band. As the 
conduction band density of state is small in In0.53Ga0.47As, the Fermi level 
can go further into the conduction band and can interact with Dit inside the 
conduction band. This result in an addition of Cit component to the measured 
capacitance in accumulation for n-In0.53Ga0.47As MOS capacitor, and 
therefore the measured accumulation capacitance can be close to Cox as 
opposed to the theoretical C-V illustrated in Figure 2.8. 
 
 
Figure 2.14: Simulated multi-frequency C-V responses for a Ni/SiO2(8nm)/n-
Si MOS capacitor with the presence of a single energy level interface state 
(Dit=2x10
11
eV
-1
cm
-2
) at 0.35eV above the valence band edge. 
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In addition to the frequency dependence, interface state response is also 
temperature dependent. For the case of In0.53Ga0.47As MOS system, if the C-
V measurements are carried out at very low temperatures (typically -50
0
C), 
the response of interface states will be suppressed, thus Cit term becomes 
approximately to zero. The equivalent circuit of a MOS capacitor at high 
frequency and/or low temperature where no interface states respond at all 
(Cit=0) is the same to the equivalent circuit of an ideal MOS capacitor (see 
Figure 2.5) if CIL is not accounted for. However, the gate voltage for each 
surface potential is changed due to the charging of interfaces states, which 
will stretch out the C-V along the gate voltage axis as discussed earlier (see 
Figure 2.13). 
 
Border traps 
Border traps can be located in the oxide near the oxide/semiconductor 
interface. Using an n-type MOS capacitor as an example in Figure 2.15, the 
electrons can tunnel into the charge trapping sites when the n-type MOS 
capacitor is in accumulation with its Fermi level close to the conduction band 
edge and aligned with the border trap energy levels. The electrons will tunnel 
into or be emitted from the border traps following the ac movement of the 
semiconductor Fermi level. The time constant associated charge exchange 
between border traps and conduction band increases exponentially with the 
depth into the oxide. Therefore, for the case of border traps distributed into 
the oxide, this will induce a frequency dependent capacitance in 
accumulation, where the dispersion has been observed to extend over a very 
wide range of frequencies (from 20Hz to above 1GHz). 
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Figure 2.15: Band diagram for an n-type MOS capacitor with oxide border 
traps near the oxide/semiconductor interface which exchange charges with 
the semiconductor conduction band via a direct tunnelling process. 
 
Border traps have been examined using the accumulation frequency 
dispersion for Al2O3/In0.53Ga0.47As MOS system as reported in [7], showing 
that this frequency dispersion is independent of temperature which is 
consistent with a tunnelling process and not attributed to the temperature 
dependent interface states. However, for a MOS system with a much higher 
Dit such as HfO2/In0.53Ga0.47As structure, the accumulation frequency 
dispersion is not purely contributed by border traps. Figure 2.16 illustrates 
the measured multi-frequency C-V responses for 
Pd/HfO2(10nm)/In0.53Ga0.47As MOS capacitor, which is one of the MOS 
structures in the PhD studies, showing the level of frequency dispersion in 
accumulation has a dependence on temperature, consistent with the interface 
states response near the In0.53Ga0.47As band edges. For HfO2/p-In0.53Ga0.47As, 
the variation of accumulation frequency dispersion with temperature is wider 
than the case of n-In0.53Ga0.47As, indicating a very high Dit distribution in the 
In0.53Ga0.47As lower bandgap or near the valence band edge that causes the 
frequency dispersion in addition to the effect of border traps.  
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Figure 2.16: Measured multi-frequency (1kHz~1MHz) C-V responses for 
Pd/HfO2(10nm)/In0.53Ga0.47As MOS capacitor, showing a temperature 
dependent frequency dispersion in accumulation for both n-type and p-type 
In0.53Ga0.47As. 
 
In addition to causing accumulation frequency dispersion in the measured 
capacitance, charge trapping sites located in the oxide can be manifest as 
hysteresis in the C-V response. Figure 2.17 illustrates a C-V hysteresis 
process for an n-type MOS capacitor where the C-V is swept from inversion 
upward to accumulation and subsequently swept downward to inversion. The 
hysteresis window arises from electrons tunnelling into the borders traps 
when the Fermi level is aligned with their energy levels in accumulation 
region and filling the border trap energy levels that are below the Fermi 
level. During the downward C-V direction where the Fermi level is moving 
away from the conduction band edge, those electrons trapped in the border 
traps cannot be moved away unless the Fermi level is moved close to the 
valance band edge (more discussion in Chapter 3) thus resulting in a voltage 
shift (or C-V hysteresis). The charge trapping density can be quantified using 
the C-V hysteresis measurement and equation (2.13) assuming all the trapped 
charges are located near/at the oxide/semiconductor interface. 
                                            Qtrapped =
∆V×Cox
q
                                         (2.13)                                                       
where Qtrapped is the density of trapped charge in cm
-2
, V is the C-V 
hysteresis window in V, Cox is the oxide capacitance in F/cm
2
, and q is the 
elementary charge in Coulombs [C]. In this thesis, V is estimated at flatland 
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capacitance (Cfb), half the maximum capacitance in accumulation (Cmax/2), or 
the mid-point capacitance along the C-V sweep, providing that the C-V 
hysteresis is approximately a parallel shift. The C-V hysteresis can be 
representative of only border traps by ruling out the contribution from 
interface states as the effect of Dit should be the same in both upward and 
downward directions of the C-V sweep. Therefore, any C-V shift due to Cit is 
cancelled out when extracting the voltage shift between the upward C-V and 
downward C-V. 
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Figure 2.17: C-V hysteresis for a Pt/HfO2(5nm)/n-In0.53Ga0.47As MOS 
capacitor. 
 
Conclusions of the effect of fixed oxide charges, interface states and 
border traps on C-V 
To conclude, interface states, fixed oxide charges and border traps are defects 
in MOS capacitors that can induce flatband voltage instability and distort the 
ideal C-V characteristics. In an ideal MOS system, the flatband voltage 
equals to the metal and semiconductor work function difference. Taking into 
consideration the defects, the flatband voltage then becomes 
                                         Vfb = Φms −
Qit
Cox
−
Qf
Cox
−
Qot
Cox
                          (2.14) 
where Φms is the work function difference between the metal and 
semiconductor, Qit is the incorporated interface charge at the flatband 
condition, Qf is amount of fixed charges in the oxide, Qot is the charges 
trapped at border traps [1]. 
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For SiO2/Si MOS systems, the defect density is small therefore the C-V 
responses are very similar to the theoretical behavior, which is not the case 
for high-k/III-V MOS systems. Figure 2.18 illustrates measured multi-
frequency (1k-1MHz) C-V responses for a Pd/HfO2(10nm)/n-In0.53Ga0.47As 
MOS capacitor. The measured C-V behavior represents the electrically active 
defects in a range of ways listed below based on the discussions from earlier. 
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Figure 2.18: Experimental multi-frequency (1kHz-1MHz) C-V responses at 
room temperature for a Pd/HfO2(10nm)/n-In0.53Ga0.47As MOS capacitor. 
Inset is the measured C-V hysteresis at 1MHz. 
 
(1) An interfacial oxide layer with a much lower k-value between HfO2 and 
In0.53Ga0.47As can be formed. This will result in an extra capacitance (CIL) in 
series with the oxide capacitance from HfO2 alone (~0.0186F/m
2
 using a k-
value of 21 [8]), thus reducing the overall capacitance. 
(2)The asymmetry (i.e. lower capacitance in accumulation than that in 
inversion for n-In0.53Ga0.47As) in the C-V is not observed due to the interface 
states inside the conduction band which add Cit component to the total 
capacitance. 
(3) The C-V responses are stretched out due to the addition of Cit to the 
measured capacitance and the DC filling and emptying of the interface states 
when the Fermi level is going through the bandgap. 
(4) There is a frequency dispersion in accumulation attributed to border traps 
with energy levels near the conduction band edge. The border traps also 
induce C-V hysteresis shown in inset. 
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(5) The measured capacitance in inversion has wide and large peaks resulting 
from Dit in the lower bandgap as opposed to a constant capacitance with bias 
(i.e. “plateau region”) which is expected for an ideal inverted surface (see 
Figure 2.7 and Figure 2.8).  
(6) The whole C-V response is shifted due to the combination of fixed oxide 
charges, interface states and charge trapping (see equation (2.14)). 
 
The above analysis indicates that the high-k/III-V MOS system is very 
complicated in terms of interpreting the experimental C-V behavior. It is 
very important to separate the effect of fixed charges, interface states and 
border traps and thus to look at these defects individually, understand their 
nature and furthermore find the methods to passivate these defects in order to 
reduce device instability. 
 
2.4 Extraction of Dit Using High-Low Frequency Capacitance 
Method and Conductance Method 
2.4.1 High-Low Frequency Capacitance Method 
For both the high frequency capacitance-voltage method [1, 2, 9] and low 
frequency C-V method [1, 2, 10] (not discussed in this thesis), the extraction 
of interface state density (Dit) requires a comparison between the measured 
C-V and the theoretical/simulated C-V which limits the accuracy of the Dit 
extraction because there are two major uncertainties when calculating the 
theoretical C-V, namely the doping concentration of the In0.53Ga0.47As 
substrate and the oxide capacitance [11]. The high-low frequency (HF-LF) 
capacitance method was developed by R. Castagne and A. Vapaille [1, 2, 12] 
who suggested combining the measured C-V at a low frequency to which the 
interface states can completely respond and the measured C-V at a high 
frequency to which the interface states cannot respond at all. This method 
thus eliminates the need for the calculation for a theoretical C-V. It is noted 
that at both low and high frequencies, the interface states respond to the 
slowly varying DC bias which result in a stretch-out along the Vg axis. 
Figure 2.19 illustrates the equivalent circuits of MOS capacitor measured at 
(a) low frequency (Cit≠0) and (b) high frequency (Cit=0). 
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Figure 2.19: Equivalent circuit of MOS capacitor measured at (a) low 
frequency and (b) high frequency. 
 
The low frequency capacitance (CLF) according to Figure 2.19(a) can be 
written as 
                                                     
1
CLF
=
1
Cox
+
1
Cs+Cit
                                 (2.15) 
Rearranging equation (2.15) yields  
                                                     Cit =
CoxCLF
Cox−CLF
− Cs                               (2.16) 
where Cs can be estimated from the high frequency capacitance (CHF) and 
according to Figure 2.19(b). Cs is expressed as 
                                                     Cs =
Cox×CHF
Cox−CHF
                                        (2.17) 
Substituting equation (2.17) to equation (2.16) yields 
                                        Cit = (
1
CLF
−
1
Cox
)−1 − (
1
CHF
−
1
Cox
)−1                (2.18) 
The interface state density (Dit) can be expressed as 
    Dit =
Cit
q
=
1
q
× [(
1
CLF
−
1
Cox
)−1 − (
1
CHF
−
1
Cox
)−1] (cm-2eV-1)          (2.19) 
where Cit is in F/cm
2
, q is the elementary charge in Coulomb [C], and Dit is 
thus in unit of cm
-2
eV
-1
. 
 
Caution must be taken when using HF-LF capacitance method to extract Dit 
by avoiding using the capacitance measured in the regions where minority 
carrier interaction with interface states occurs, or where minority carriers 
resulting through bulk minority carrier generation or diffusion of minority 
carriers from the quasi-neutral bulk occurs, as this additional capacitance 
could induce errors in the calculated Dit values. Using the measured low and 
high frequency C-V for an Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS 
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capacitor as an example (Figure 2.20), the capacitance measured at 20Hz is 
significantly affected by the minority carrier responses in inversion (Vg ≈ -
0.5V to -3V), and in the case of accumulation region (Vg ≈ 1.5V to 2.8V), 
both 20Hz and 1MHz capacitance are contributed by the majority carrier 
response as majority carries have very fast response times. In both regions, 
using the low and high frequency capacitance can lead to a large error in Dit. 
Therefore, it is crucial to use the HF-LF capacitance method in depletion. 
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Figure 2.20: Measured low and high frequency C-V at room temperature for 
an Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitor. 
 
In practice, the extracted Dit can have errors as the measured 1MHz C-V is 
not the true high frequency C-V with Cit component being non-zero 
especially in high Dit system such as high-k/In0.53Ga0.47As MOS systems. An 
optimum way to obtain true high frequency C-V is to carry out the 
measurement at a sufficiently low temperature (e.g. 77K [13]) in order to 
suppress the interface state response to a greater extent. There is a limitation 
of the lowest temperature that can be reached in most test labs. An alternative 
way to obtain a true high frequency C-V is to do a simulation of a C-V with 
no Cit contributions based on some parameters extracted from the 
experimental C-V, which is not covered in this thesis.  
 
When it comes to the step of calculating Dit using equation (2.19), the 
uncertainty in Cox still exits which can cause big errors in Dit extraction. 
Estimation of Cox using the maximum capacitance (Cmax) in accumulation is 
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often used; however this is not applicable to In0.53Ga0.47As MOS systems due 
to the low conduction band density of states, in which case Cmax is much 
lower than Cox but Cmax can also be increased due to the Dit inside the 
conduction band. S. Monaghan et al [14] proposed a Cox extraction method 
by analyzing (Gm/ω) versus log ω curve in strong inversion where the value 
of Gm/ω goes through a peak (i.e. (Gm/ω)max) at a transition frequency, where 
Gm is the measured conductance and ω is the ac frequency in rad/s. One can 
estimate Cox using the value of (Gm/ω)max (for details refer to [14]). 
 
2.4.2 Conductance Method 
The conductance method was developed by E. H. Nicollian and A. 
Goetzberger [15] and is the most popular Dit extraction method used in many 
research groups. The conductance of a MOS capacitor can physically arise 
from the oxide leakage, or the loss due to a bulk generation and 
recombination process, or the loss associated with the change in the 
occupancy of interface state energy levels with variations in ac frequencies. 
Using the conductance method to extract Dit, one has to make sure that the 
oxide leakage is low enough so that the leakage won’t contribute to the 
conductance. When a small ac voltage is applied to the gate of a MOS 
capacitor, the occupancy of the interface state energy level is changed in a 
small energy interval (~ a few kBT/q wide) centered about the Fermi level 
due to majority carriers being captured or emitted following the ac 
frequencies. The capture and emission of majority carriers by interface states 
result in an energy loss observed at all frequencies except the very lowest 
frequency to which interface states respond immediately and the very highest 
frequency to which interface states cannot respond at all. This results in a 
frequency dependent parallel conductance/frequency (Gp/) behavior for 
interface states (will be discussed later in this section), which can be 
distinguished from a bulk generation and recombination process induced 
conductance. The conductance method is only valid in depletion region 
where the minority carrier response is negligible. 
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G-V 
During the measurement of the capacitance as a function of gate bias, the 
conductance can be measured as a function of gate bias (G-V). In the G-V 
responses, the peaks in conductance are usually observed which correspond 
to the peak in the interface state density, which is also reflected by the 
“bumps” that are observed in the C-V responses. Figure 2.21 illustrates 
experimental multi-frequency (1kHz to 1MHz) C-V and G-V responses for 
an Al/SiO2(8nm)/n-Si MOS capacitor, where the interface states associated 
capacitance and conductance peaks are noticeably in the same bias range at 
Vg = -1V to -0.25V. It is also noted that minority carrier response in 
inversion is not observed in this sample due to the larger bandgap of silicon 
(1.12eV) compared to In0.53Ga0.47As (0.75eV). It is important to perform the 
conductance method in such a bias region where peaks in conductance and 
peaks in capacitance both occur. 
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Figure 2.21: Measured multi-frequency (1kHz to 1MHz) (a) C-V and (b) G-V 
responses for an Al/SiO2(8nm)/n-Si MOS capacitor, showing the interface 
states associated capacitance and conductance peaks. 
 
Gp/ω versus ω at a fixed Vg 
Figure 2.22 illustrates the equivalent circuits of MOS capacitor in 
measurement mode and the components of the measured circuit model for 
the extraction of Dit. The conductance method is based on the analysis of the 
equivalent parallel conductance, based on Figure 2.22, Gp/ω is expressed as 
                                          
Gp
ω
=
ωCoxGm
Gm
2+ω2(Cox−Cm)2
                                     (2.20) 
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where Gp is the parallel conductance representing the total loss associated 
with the MOS capacitor, ω is the radian frequency, Cox is the oxide 
capacitance, Cm is the measured capacitance and Gm is measured 
conductance. One can extract the Gp/ω versus log frequency profile from a 
traditional C-V/G-V measurement during which the capacitance and 
conductance are measured as a function of Vg by sweeping the Vg at a fixed 
frequency and repeating for a series of frequencies. This can however stress 
the samples and create more interface defects. An alternative way is to 
measure the capacitance and conductance by sweeping the frequency in a log 
scale at a fixed Vg and then repeating the same process for a series of Vg 
values in depletion, which reduces the density of stress induced interface 
states. 
 
   
                                          (a)                                       (b) 
Figure 2.22: (a) equivalent circuit of MOS capacitor in measurement mode 
(b) the components of the measured circuit model. 
 
For Dit analysis, Gp/ω versus log frequency f or ω, where f is the applied ac 
frequency in Hz and ω is the radian frequency (ω=2πf) in rad/s, is generated 
for a series of Vg values in depletion. Figure 2.23 shows the Gp/ω as a 
function of frequency f(Hz) at different gate bias points for a SiO2/n-Si MOS 
structure as published by Nicollian and Brews [2], illustrating Gp/ω goes 
through a peak value, i.e. (Gp/ω)max, at a certain frequency denoted as fp, over 
the ac frequency range which is plotted in natural logarithmic scale.  
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Figure 2.23: (a) Gp/ω as a function of frequency at different gate bias points 
for a SiO2/n-Si MOS structure as published by Nicollian and Brews [2]. (b) A 
typical Gp/ω versus log frequency curve showing the width [2]. 
 
The cause of a peak in Gp/ω value in the Gp/ω versus log frequency curve is 
explained as follows. A fixed gate voltage corresponds to a particular band 
bending (or surface potential) and thus a particular majority carrier density at 
the substrate surface. This majority carrier density determines the capture 
rate of the interface states. The (Gp/ω) peak occurs when the majority carrier 
capture rate by the interface states becomes comparable to the applied ac 
frequency. The loss will be reduced when interface states respond faster to 
the decreasing ac frequency and also when it becomes harder for interface 
states to respond as ac frequency is increasing. These result in the peak in 
Gp/ω observed. In terms of the (Gp/ω)max values varying with the applied Vg 
as shown in Figure 2.23, there is a specific Vg value in depletion that gives a 
larger (Gp/ω)max value than that given by other Vg values, and the (Gp/ω)max 
value is smaller when the applied Vg corresponds to MOS capacitor being in 
further into accumulation or further into depletion. This is because the 
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majority carrier density is very large in accumulation resulting in a very rapid 
interface state capture rate compared to the applied ac frequency thus less 
loss occurs, and further into depletion, the majority carrier density is reduced 
which slows down the interface state capture rate to the extent that very small 
amount of interface states can respond. In both cases, the loss associated with 
interface states is reduced; therefore the value of Gp/ω is smaller. 
 
A universal function (fd(σs)) of the standard deviation of the surface potential 
(σs) is introduced below [2]. 
   fd(σs) =
(2πσs
2)−1/2
2ξp
∫ exp(−
η2
2σs2
)exp(−η)ln(1 + ξp
2 exp(2η))dη
∞
−∞
          
(2.21) 
where η=vs-‹vs›, ‹vs› is the mean value of band bending, ξp=τpωp, ωp=2πfp, 
and τp is the trapping time constant. 
 
The analysis is usually based on the estimation of the ratio of amplitude 
change in the Gp/ω value in the Gp/ω versus log frequency curve either 
between fp and 5fp or between fp and 0.2fp as shown in Figure 2.23(b). In 
other words, the value of either of the two terms as shown below has to be 
extracted from the Gp/ω versus log frequency curve: 
                                            
(Gp/ω)5fp
(Gp/ω)fp
  or  
(Gp/ω)0.2fp
(Gp/ω)fp
 
This value is then used to obtain the standard deviation of substrate band 
bending (σs). Once σs is known, fd(σs) can be determined. Details of the 
calculation of σs and fd(σs) can be found in [2] and will not be discussed in 
this thesis. Once fd(σs) is determined, the interface state density Dit is 
calculated using equation (2.22). 
                                            Dit =
1
(fd(σs)×q)
× (
Gp
ω
)max                           (2.22) 
 
For the ease of Dit analysis, the standard deviation of the substrate band 
bending (σs) is assumed to be zero, which yields a value of 0.4 for fd(σs) [2, 
11]. Equation (2.22) thus becomes 
                                            Dit =
2.5
q
× (
Gp
ω
)max                                      (2.23) 
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The conductance method is only accurate for MOS systems with qDit<Cox. If 
qDit>Cox, the measured impedance will be dominated by Cox and Dit can be 
underestimated [11]. Moreover, when qDit becomes so large that qDit>4Cox, 
the extracted Gp/ω will become insensitive to the interface states and even no 
peak values of Gp/ω can be found in the Gp/ω versus log frequency curves 
[11]. The determination of the energy level of interface states requires the 
Berglund integral which can found elsewhere [1, 2] and is out of the scope of 
this thesis. 
 
2.5 Experimental High-k/In0.53Ga0.47As MOS Capacitor Structures 
Due to the combination of a high electron mobility (~14,000cm
2
/Vs at low 
doping levels), suitable energy gap (~0.75eV) and the fact that it can be 
grown lattice matched in InP, there has been a considerable focus of research 
attention on InxGa1-xAs with a 53% In concentration (i.e. In0.53Ga0.47As), and 
In0.53Ga0.47As was used as the channel substrate for all the MOS capacitors 
under investigation. The structure for the experimental MOS capacitors used 
in this work is shown in Figure 2.24. 
 
 
Figure 2.24: Sample structure used for the work presented in this thesis. 
High enough doping in the InP substrate ensures a good ohmic contact 
across the entire area to the chuck. 
 
The samples used in this work were heavily n-doped (S at ~2x10
18
cm
-3
) and 
heavily p-doped (Zn at ~2x10
18
cm
-3
) InP(100) substrates with 2µm n-type (S 
at ~4x10
17
cm
-3
) and p-type (Zn at ~4x10
17
cm
-3
) In0.53Ga0.47As epitaxial layers 
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respectively, grown by metal organic vapour phase epitaxy (MOVPE). The 
In0.53Ga0.47As surfaces were initially degreased by sequentially rinsing for 
1min each in acetone, methanol, and isopropanol. Before the high-k oxide 
deposition, the samples were immersed in (NH4)2S solutions (10% in 
deionized H2O) for 20 min at room temperature (~295K). The 10% (NH4)2S 
passivation approach for 20 minutes and room temperature was found to be 
the optimum to suppress the formation of In0.53Ga0.47As native oxides and to 
reduce the high-k/In0.53Ga0.47As interface state density as reported in [16]. 
Samples were then introduced to the atomic layer deposition (ALD) chamber 
load lock (base pressure of less than 2x10
-5
mbar) after the removal from the 
10% (NH4)2S surface passivation solution. The transfer time from the 
aqueous (NH4)2S solution to the ALD chamber was kept to a minimum 
(typically 3min) in order to minimize the formation of In0.53Ga0.47As native 
oxides due to air exposure.  
 
Both HfO2 and Al2O3 were used as the high-k oxide in this work. The HfO2 
was deposited by ALD using Hf[N(CH3)C2H5]4 (TEMAH) and H2O as 
precursors at 250
o
C. The Al2O3 was deposited by ALD at either 250
0
C and 
300
o
C using trimethylaluminum (TMA) Al(CH3)3 and H2O. In this work we 
examined samples with several metal gates (i.e. Pt, Pd, Ni/Au and Al) 
representing low and high work functions. Gate contacts were formed by 
electron beam evaporation and a lift-off process. Figure 2.25 illustrates a top 
down view of a die that has square shaped MOS capacitors with a range of 
areas. MOS capacitors with areas from 30μmx30μm to 100μmx100μm were 
used in this study. One of the high-k/In0.53Ga0.47As sample sets presented in 
this thesis used TiN as the metal gate which was deposited by sputtering and 
patterned using lift-off in IMEC (see Chapter 5). 
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Figure 2.25: Fabricated capacitor structures from a top down view for a die 
with various MOS capacitor areas. Cross sectional structure of theses 
fabricated MOS capacitor has been shown in Figure 2.24. 
 
The electrical measurements were performed using a Cascade Microtech 
probe station (model Submit 12971B) in a dry air, dark environment. 
Current-voltage (I-V) measurements were carried out using either an HP4156 
or an Agilent B1500A semiconductor device analyzer prior to any C-V/G-V 
measurements in order to obtain the bias range that can be applied without 
the risk of breaking down the MOS capacitors. The C-V and G-V 
measurements were recorded using either an Agilent CV-enabled B1500A or 
an E4980 LCR meter. Multiple sites with different capacitor areas on each 
sample wafer were examined to ensure the I-V, C-V and G-V characteristics 
presented in this thesis are representative of the sample behavior. 
 
2.6 Conclusions 
An overview of MOS capacitor theories is introduced based on band bending 
and C-V characteristics in this chapter. Fixed oxide charges, interface states 
and border traps have their own signatures in the electrical characteristics (C-
V, G-V and Gp/ω), which can help to distinguish the various charged defect 
responses in experimental data, which is especially important in case of the 
high defect density values which are typically present in high-k/In0.53Ga0.47As 
MOS systems. 
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Chapter 3: An Investigation of C-V Hysteresis in 
Metal/High-k/In0.53Ga0.47As MOS Capacitors 
 
 
 
 
3.1 Introduction 
Charge trapping states can be located in the transition region between the 
high-k oxide and In0.53Ga0.47As surface in MOS systems and are often 
referred to as “slow states” or “border traps”. These trapping sites have been 
examined based on the dispersion they cause in the capacitance with ac 
signal frequency for In0.53Ga0.47As MOS structures biased in accumulation 
[1-4]. However, this dispersion can also include fast interface states aligned 
with energy levels in the In0.53Ga0.47As conduction band [5, 6], which 
complicates analysis of border traps based on the frequency dispersion of the 
accumulation capacitance. In addition to causing frequency dispersion in the 
measured capacitance, charge trapping sites located in the oxide can be 
manifest as hysteresis in the C-V response. The issue of C-V hysteresis in the 
In0.53Ga0.47As MOS system has received only a limited amount of research 
attention to date [7, 8]. The issue of C-V hysteresis is important from a 
technological perspective as it represents a physical process that results in 
device instability, and in addition, the level of charge trapping can be 
comparable to, or even greater than the effect of interface states for the 
In0.53Ga0.47As MOS system.  
 
From a scientific perspective, the study of C-V hysteresis is of interest as it 
presents a method to analyze and quantify the density of charge trapping 
states in high-k oxides on III-V surfaces. The principal aim of the work in 
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this chapter is to investigate C-V hysteresis in the high-k/In0.53Ga0.47As MOS 
system for different metal gate electrodes and varying experimental bias 
conditions in order to quantify the level of electron and hole trapping, and to 
gain a more complete understanding of the primary location of the charge 
trapping sites. The experimental results also provide insight into the approach 
that is required to reduce the density of charge trapping sites responsible for 
the C-V hysteresis in the In0.53Ga0.47As MOS system. 
 
Section 3.2 will detail the experimental samples used for the C-V hysteresis 
studies along with the measurement details. The primary investigation into 
C-V hysteresis behavior will be discussed in section 3.3. Section 3.4 will 
give further insight into to the origin of the C-V hysteresis and section 3.5 
will analyze the distribution of the trapped charge in the high-k oxide based 
on an oxide thickness series. Section 3.6 will conclude the whole chapter.  
 
3.2 Experimental Details 
Both n-doped and p-doped In0.53Ga0.47As epitaxial layers were used as the 
channel substrate in order to investigate both electron and hole trapping using 
MOS samples biased towards accumulation. The In0.53Ga0.47As surfaces were 
treated using the optimised 10% (NH4)2S solution prior to ALD plus a 
minimum transfer time to the ALD chamber [9]. Either HfO2 or Al2O3 were 
deposited on the In0.53Ga0.47As by ALD. The HfO2 dielectric has a nominal 
thickness of 5nm by ALD using Hf[N(CH3)C2H5]4 (TEMAH) and H2O as 
precursors at 250
0
C. The Al2O3 dielectric has a nominal thickness of 8nm 
and was deposited by ALD at 300
0
C using trimethylaluminum (TMA) 
Al(CH3)3 and H2O. For the Al2O3 thickness series results presented in this 
work, the Al2O3 dielectric with nominal thicknesses of 5, 10, 15, 20nm were 
deposited by ALD at 250
0
C using TMA and H2O. For the HfO2 thickness 
series investigated, the HfO2 with nominal thicknesses of 10, 15, 20, 25, 
30nm were deposited by ALD at 250
0
C using the TEMAH and H2O. In this 
work, we examined samples with several metal gates representing low and 
high work functions, which included Al, Pt, Pd, and Ni/Au. Gate contacts 
were formed by electron beam evaporation and a lift-off process. Pt(115nm) 
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and Al(115nm) were used as the two metal gates for HfO2(5nm) samples, 
Al(160nm) and Ni(70nm)/Au(90nm) were the two gates for Al2O3(8nm) 
samples, and Pd(160nm) was the metal gate for both the Al2O3 thickness 
series (5~20nm) and the HfO2 thickness series (10~30nm). The full sample 
details are provided in Table 3.1.  
 
Table 3.1 Samples details for C-V hysteresis study 
Sample 
Gate  
(thickness) 
Oxide 
(thickness) 
ALD 
precursors 
ALD 
temperatures 
HfO2/In0.53Ga0.47As  
sample series 
Pt  
(115nm) 
HfO2 
(5nm) TEMAH and 
H2O 
250
o
C 
Al 
 (115nm) 
HfO2 
(5nm) 
Al2O3/In0.53Ga0.47As  
sample series 
Ni/Au 
(70nm/90nm) 
Al2O3 
(8nm) 
TMA and H2O 300
o
C 
Al 
(160nm) 
Al2O3 
(8nm) 
HfO2/In0.53Ga0.47As 
oxide thickness 
series 
Pd 
(160nm) 
HfO2 
(10, 15, 20, 
25, 30nm) 
TEMAH and 
H2O 
250
o
C 
Al2O3/In0.53Ga0.47As 
oxide thickness 
series 
Pd 
(160nm) 
Al2O3 
(5, 10, 15, 
20nm) 
TMA and H2O 250
o
C 
 
The C-V hysteresis measurements were recorded using a Cascade Microtech 
probe station (model Submit 12971B) and an Agilent CV-enabled B1500A 
semiconductor device analyzer. All the C-V hysteresis measurements were 
carried out at a high frequency of 1MHz and at room temperature (295K) in 
order to minimize the contribution of high-k/In0.53Ga0.47As interface states to 
the overall capacitance (i.e. Cit≈0). Under these conditions, the primary effect 
of the interface states is to stretch out the measured high frequency C-V 
along the gate voltage axis [10, 11]. 
 
All the reported C-V hysteresis responses were measured starting from 
inversion and sweeping towards the accumulation region, and subsequently 
sweeping back towards inversion. There was no hold time in accumulation. 
The terms “inversion” and “accumulation” used here are for simplicity of 
expression to represent the nominal regions of the C-V characteristic. To 
confirm surface inversion would require more analysis, but this is beyond the 
scope of the research work reported in this study. The MOS capacitors under 
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investigation were all driven beyond the flatband condition and towards 
accumulation region which allows charge to be accumulated at the 
In0.53Ga0.47As surface. The C-V hysteresis (i.e. the gate voltage difference 
between the double-directional sweeps) is estimated at either the flat-band 
capacitance (Cfb) or half the maximum capacitance in accumulation (Cmax/2). 
The level of charge trapping is quantified using the following equation: 
                                       Qtrapped =
ΔV×Cox
q
 (cm−2)                                  (3.1) 
where Qtrapped is the population of trapped charge in cm
-2
, ΔV is the C-V 
hysteresis in V, Cox is the oxide capacitance in F/cm
2
 (proportional to the 
oxide k-value and inversely proportional to the oxide thickness), and q is the 
elementary charge in Coulombs [C]. The value of Qtrapped in equation (3.1) 
represents the equivalent charge density at the oxide/In0.53Ga0.47As interface. 
The effect of different oxide electric fields due to small variations in oxide 
thickness has been neglected. The Cox values are based on oxide thickness 
values obtained from high-resolution cross-sectional transmission electron 
microscopy (HR-TEM), taking into account any interfacial oxide layers 
formed in the MOS structure. The following dielectric constant values were 
adopted, HfO2 (21) [12], Al2O3 (8.6) [7] and the native oxide of 
In0.53Ga0.47As (9) [13, 14]. These values will also be used for the other 
chapters of this thesis. 
 
3.3 Primary Investigation into C-V Hysteresis 
Twenty C-V hysteresis sweeps for n-type and p-type 
Pt/HfO2(5nm)/In0.53Ga0.47As MOS capacitors are shown in Figures 3.1(a) and 
3.1(b), respectively. The flat-band voltage (Vfb) difference estimated from 
the first C-V hysteresis sweep, which is shown in black stars in Figure 3.1, 
corresponds to an electron trapping level of 4.7x10
12
cm
-2
 for the n-type 
sample, and a hole trapping level of 1.6x10
13
cm
-2
 for the p-type sample, 
assuming all the charge trapping is taking place at the HfO2/In0.53Ga0.47As 
interface. The validity of this assumption will be explored later in section 3.4. 
The density calculations are based on an oxide capacitance value of 
Cox=2.5x10
-6
F/cm
2
 taking into consideration the HfO2/In0.53Ga0.47As interface 
oxide thickness observed in the TEM micrographs which will be presented 
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and discussed later. Both the electron and hole trapping levels are 
comparable to the estimated interface state density (Dit) using the approach 
described in [15], highlighting the importance of electron and hole trapping 
in the high-k/In0.53Ga0.47As MOS system. 
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Figure 3.1: Twenty C-V hysteresis responses at 1MHz and 295K for (a) 
Pt/HfO2(5nm)/n-In0.53Ga0.47As/n-InP and (b) Pt/HfO2(5nm)/p-
In0.53Ga0.47As/p-InP MOS capacitors. A progressive gate voltage shift 
occurring with subsequent C-V sweeps is evident in the upward sweep 
direction in (b). Note: the curve with black star symbols is the 1st C-V 
hysteresis sweep. 
 
Considering first the n-type In0.53Ga0.47As sample in Figure 3.1(a), the 
repeated C-V hysteresis sweeps are almost overlapping the 1st C-V 
hysteresis in the upward sweep direction, where the MOS capacitor is 
measured from inversion to accumulation, indicating that the majority of 
charge trapping is a reversible process (or a temporary trapping behavior). In 
the p-type In0.53Ga0.47As sample (Figure 3.1(b)), there is a significant shift in 
Vfb between the 1st and 2nd C-V hysteresis sweeps, but subsequent sweeps 
show the same behavior as the n-type sample, where the majority of the 
charge trapping is a reversible process. There is only a small non-reversible 
component referred to here as “permanent” charge trapping, which is 
manifested as a progressive shift in Vfb in the inversion to accumulation 
sweeps of the C-V responses, which is a positive Vfb shift for the n-type 
sample and a negative Vfb shift for the p-type sample. From Figure 3.1, it is 
clear that the progressive Vfb shift is more significant in the p-type sample, 
implying a larger portion of permanently trapped charges in the p-type 
sample compared to that in the n-type sample. 
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Figure 3.2 illustrates the effect of the maximum bias in accumulation on the 
level of C-V hysteresis. For these measurements, the same starting DC bias 
point in inversion is used, with an increasing maximum DC bias point in 
accumulation (Vmax) for the Pt/HfO2(5nm)/n-In0.53Ga0.47As (Figure 3.2(a)) 
and Pt/HfO2(5nm)/p-In0.53Ga0.47As (Figure 3.2(b)) MOS capacitors. As 
shown in the insets of the figures, the C-V hysteresis window increases 
linearly with Vmax. Note that all the C-V hysteresis measurements (with 
increasing Vmax)  for both n- and p-type sample were performed on the same 
device on each wafer therefore the upward C-V shift can also play a role in 
the C-V hysteresis window shown in Figure 3.2 (especially in the case of p-
type sample). The C-V hysteresis is also found to increase with Vmax for the 
Al2O3(8nm)/In0.53Ga0.47As MOS structures, but the level of increase is less 
than observed for the HfO2 structures (results not shown).  
 
-1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5
0.002
0.004
0.006
0.008
0.010
0.012
0.014
0.016
0.9 1.2 1.5 1.8 2.1 2.4 2.7
0.1
0.2
0.3
0.4
0.5
0.6
0.7
 
 
C
V
 h
y
s
te
re
s
is
 (
V
)
V
max
 (V)  
 
C
a
p
a
c
it
a
n
c
e
 D
e
n
s
it
y
 (
F
/m
2
)
Gate Voltage (V)
upwards
downwards
(a)
-2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0
0.002
0.004
0.006
0.008
0.010
0.012
0.014
0.016
0.018
-1.5 -1.8 -2.1 -2.4 -2.7
0.5
0.6
0.7
0.8
0.9
1.0
1.1
 
 
C
V
 h
y
s
te
re
s
is
 (
V
)
V
max
 (V)
upwards
 
 
C
a
p
a
c
it
a
n
c
e
 D
e
n
s
it
y
 (
F
/m
2
)
Gate Voltage (V)
downwards
(b)
 
Figure 3.2: C-V hysteresis at 1MHz and 295K for (a) Pt/HfO2(5nm)/n-
In0.53Ga0.47As and (b) Pt/HfO2(5nm)/p-In0.53Ga0.47As MOS capacitors using 
the same start DC bias in inversion and increasing DC bias (Vmax) in 
accumulation. Inset is the C-V hysteresis as a function of Vmax. 
 
It has recently been demonstrated that SiO2 doped HfO2 [16] and ZrHfO2 
thin films on silicon [17] exhibit a ferroelectric behavior. The direction of the 
C-V hysteresis loops in Figures 3.2(a) and 3.2(b) obtained for the undoped 
HfO2 are not consistent with a ferroelectric response, suggesting electron and 
hole trapping as the source of the C-V hysteresis. 
  
As C-V hysteresis has a dependence on the maximum bias values in 
accumulation, it is crucial to keep the oxide field the same (i.e. the same 
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|Vmax-Vfb|/tox) when comparing the C-V hysteresis between different samples. 
The same oxide field results in the same density of majority carriers 
accumulated at the oxide/In0.53Ga0.47As interface during the stress. From 
Figure 3.2, it is possible to compare the level of charge trapping in the n- and 
p-type In0.53Ga0.47As samples at the same maximum electric field across the 
oxide. For example, if |Vmax-Vfb| is taken as 1.4V, the trapped charge density 
is 7.3x10
12
cm
-2
 for the n-In0.53Ga0.47As sample and 1.3x10
13
cm
-2
 for the p-
In0.53Ga0.47As MOS sample, where the Qtrapped for the p-In0.53Ga0.47As can be 
underestimated because the corresponding C-V sweep is not the first sweep 
measured on that device in which case there is a large positive Vfb shift. The 
effect of “permanent” charge trapping for n-In0.53Ga0.47As also exits but is 
much less noticeable than p-In0.53Ga0.47As. These indicate that there is a 
significantly lower level of charge trapping in the case of the n-type 
In0.53Ga0.47As MOS capacitor than in the case of p-In0.53Ga0.47As. There are a 
range of possible factors which can contribute to the higher level of 
temporary charge trapping (i.e. C-V hysteresis) and permanent charge 
trapping in the p-In0.53Ga0.47As MOS structures, which are illustrated 
schematically by the energy band diagrams shown in Figures 3.3(a) and 
3.3(b) for the n-type and p-type samples, respectively. The possible reasons 
for a higher level of charge trapping in the p-type sample compared to the n-
type sample are: (i) a higher density of border traps with energy levels 
aligned with the In0.53Ga0.47As valance band edge than that aligned with the 
conduction band edge, (ii) the barrier height Ev for the trapped holes 
tunnelling in and out of the border traps is larger than the barrier height Ec 
for the electron tunnelling [18]. 
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Figure 3.3: Band diagrams for (a) HfO2/n-In0.53Ga0.47As and (b) HfO2/p-
In0.53Ga0.47As structures [18]. The energy levels shown in red are the border 
trap energy levels which are aligned with the conduction band edge (Ec) for 
the n-type sample and aligned with the valance band edge (Ev) for the p-type 
sample. 
 
3.4 Impact of Gate Metal on C-V Hysteresis 
The study of the C-V hysteresis also included an examination of the impact 
of the metal gate based on low (i.e. aluminium) and high (i.e. platinum) work 
function metals, as detailed in Table 3.1. Figure 3.4 shows the C-V hysteresis 
for the Pt/HfO2(5nm)/n-In0.53Ga0.47As and Al/HfO2(5nm)/n-In0.53Ga0.47As 
MOS capacitors. The Al gate sample is driven into strong accumulation as 
the measured capacitance is plateauing at 1.5V, and the value of |Vmax-Vfb| is 
higher for the Al gate samples than the Pt gate sample. Under this condition, 
the C-V responses exhibit three features of importance. First, the maximum 
capacitance in accumulation (Cmax) for the Al gate sample is almost half of 
that obtained for the Pt gate sample. Second, the level of charge trapping 
determined from the C-V hysteresis at the flat-band capacitance for the Al 
gate sample, of 6.8x10
11
cm
-2
, is significantly lower when compared to 
4.7x10
12
cm
-2
 for the Pt gate sample. In addition, the reduced charge trapping 
for the Al gate sample occurs even with a higher value of |Vmax-Vfb|. Finally, 
the samples exhibit a low level of frequency dispersion in the region 
corresponding to nominal accumulation as shown in Figure 3.5 for (a) Pt and 
(b) Al gate samples. In addition, the capacitance in this bias region does not 
significantly change when reducing the temperature to -50
0
C. These results 
suggest the samples exhibit genuine surface accumulation [19]. 
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Figure 3.4: C-V hysteresis at 1MHz and 295K for Pt/HfO2(5nm)/n-
In0.53Ga0.47As and Al/HfO2(5nm)/n-In0.53Ga0.47As MOS capacitors. There is a 
significant reduction in the maximum capacitance for the Al gate sample in 
accumulation and a considerable reduction in Qtrapped and C-V hysteresis in 
comparison to the Pt gate sample. 
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Figure 3.5: Multi-frequency (1kHz to 1MHz) at 295K for (a) 
Pt/HfO2(5nm)/n-In0.53Ga0.47As and (b) Al/HfO2(5nm)/n-In0.53Ga0.47As MOS 
capacitors. 
 
Further insight into the differences between the Al and Pt gate HfO2(5nm)/n-
In0.53Ga0.47As MOS C-V responses can be obtained from the microstructure 
of the samples as indicated by TEM images for both samples, as shown in 
Figures 3.6(a) ~ 3.6(d). 
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Figure 3.6: TEM micrographs for Pt/HfO2(5nm)/n-In0.53Ga0.47As MOS 
capacitor in the area (a) under the Pt gate and (b) outside the Pt gate, and 
for Al/HfO2(5nm)/n-In0.53Ga0.47As MOS capacitor in the area (c) under the Al 
gate and (d) outside the Al gate. Note in (c) the thick interface layer (IL) 
formed between Al and HfO2 and the removal of the HfO2/In0.53Ga0.47As 
interface oxide. 
 
The Pt gate sample exhibits an interface oxide of 1nm between HfO2 and the 
In0.53Ga0.47As. Previous analysis has indicated that this layer is the native 
oxide of In0.53Ga0.47As and predominantly comprised of a Ga oxide [20]. In 
Figure 3.4, the maximum capacitance of the Pt gate sample at +1.5V is 
0.0146F/m
2
. The oxide capacitance associated with 5nm of HfO2 (k=21) is 
Cox=0.037F/m
2
. Even if the Pt gate HfO2/n-In0.53Ga0.47As MOS sample is 
driven further into accumulation, it is clear that the experimental capacitance 
will not acquire the Cox value associated with a 5nm HfO2 layer alone. This 
observation also points to a formation of interface oxide with a much lower 
k-value that is responsible for the reduction in Cox. As observed from Figures 
3.6(a) and 3.6(b), this interface oxide layer is present both in the areas under 
the Pt gate and in the areas outside the Pt gate.  
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The same interfacial oxide is present for the Al gate sample in the area 
outside the Al gate (see Figure 3.6(d)). However, the TEM for the Al gate 
sample taken in the region where the Al gate is present shows that the 
electron-beam evaporated Al gate results in marked changes in the micro-
structure of the HfO2/In0.53Ga0.47As gate stack. First, a layer of Al2O3 of 5nm 
in thickness is formed between the Al gate and HfO2, adding an extra 
capacitance in series with the total capacitance of the MOS capacitor and 
thus reducing the maximum capacitance for the Al gate sample, as observed 
in Figure 3.4. It is noted that a similar Al/HfO2 interface layer was also 
observed in Al/HfO2/Ge MOS structures, as reported in [21]. Second, the 
presence of the Al gate “scavenges” the In0.53Ga0.47As interfacial oxide layer 
and the HfO2/In0.53Ga0.47As interface oxide is almost gone in the region under 
the Al gate. This scavenging effect is similar to the effect reported for HfO2 
on silicon MOS structures with a Ti gate [22], but it is noted that for the 
samples presented in this work (Figure 3.6(c)) the scavenging on the 
interface oxide layer has occurred during a room temperature Al deposition 
without any subsequent thermal annealing. 
 
The removal of the native oxide interface layer also has a marked effect on 
the level of charge trapping, which is estimated from C-V hysteresis at the 
flat-band capacitance, and is approximately an order of magnitude lower for 
the Al gate sample than the Pt gate sample even though the Al gate sample is 
driven further into accumulation. This observation provides strong evidence 
that the charge trapping responsible for the observed C-V hysteresis is taking 
place predominantly at the interfacial transition layer between the high-k 
oxide and In0.53Ga0.47As, which can contain native oxides of Ga, In, and As 
substrate elements [20]. 
 
Figure 3.7 illustrates the C-V hysteresis for Al2O3(8nm)/n-In0.53Ga0.47As 
MOS capacitors using either Ni/Au or Al as metal gates. Due to the reported 
“self-cleaning” effect of the ALD process to form the Al2O3, reduction of the 
interfacial oxide between the Al2O3 and In0.53Ga0.47As is possible, with 
improved electrical performance as a result [14, 23-26]. The charge trapping 
level estimated for Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitors with 
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reduced Al2O3/In0.53Ga0.47As interface layer, using either high (Ni/Au) or low 
(Al) work function gates is of a level which is around one order of magnitude 
lower than the typical interface state density in high-k/In0.53Ga0.47As MOS 
system. 
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Figure 3.7: C-V hysteresis at 1MHz and 295K for Au/Ni/Al2O3(8nm)/n-
In0.53Ga0.47As and Al/Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitors measured 
under the same electric field across the Al2O3. The charge trapping level of 
these two samples is relatively low and comparable to the Al/HfO2/n-
In0.53Ga0.47As sample where the interlayer oxide is scavenged by the Al gate. 
The difference between the two Cmax values indicates an Al2O3 oxide 
thickness difference of no more than 1.7nm, probably a result of a reactive 
Al/Al2O3 interface compared to a non-reactive Ni/Al2O3 interface. 
 
Table 3.2 summaries the charge trapping levels calculated from the C-V 
hysteresis at flat-band capacitance in Figures 3.4 and 3.7 for the case of 
samples with different high-k/In0.53Ga0.47As interface conditions. This 
provides further evidence that the charge trapping phenomenon originates 
from the high-k/In0.53Ga0.47As interfacial transition layer, indicating that 
engineering of the interface transition region is the key to reducing C-V 
hysteresis in metal/high-k/In0.53Ga0.47As MOS systems. In addition, the 
maximum capacitance for Al/Al2O3/In0.53Ga0.47As MOS capacitors is slightly 
lower than the Au/Ni/Al2O3/In0.53Ga0.47As MOS capacitors. This is possibly 
due to the formation of a thin, self-limiting interface layer of Al2O3 between 
the Al gate and Al2O3, which is similar to what is observed in Al/HfO2/n-
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In0.53Ga0.47As MOS structure with a formation of Al2O3 between Al and 
HfO2. The Al/Al2O3 interface layer increases the nominal high-k oxide 
thickness and thus reduces the oxide capacitance, further reducing the total 
measured capacitance in accumulation (Cmax). As in the case of the C-V in 
Figure 3.4, the dependence of the capacitance on temperature and ac signal 
frequency at the bias in nominal accumulation region indicates that genuine 
surface accumulation has been achieved. 
 
Table 3.2 Summary of charge trapping for the C-V hysteresis shown in 
Figure 3.4 and Figure 3.7 
Sample 
Qtrapped 
(cm
-2
) 
High-k/ 
In0.53Ga0.47As 
interfacial 
oxide layer 
Comments 
Pt/HfO2/n-In0.53Ga0.47As 4.7x10
12 Yes 
~1nm of HfO2/ 
In0.53Ga0.47As IL 
Al/HfO2/n-In0.53Ga0.47As 6.8x10
11 No 
Al scavenges the 
oxygen from the 
In0.53Ga0.47As surface 
Al/Al2O3/n-In0.53Ga0.47As 8.9x10
11 No 
“Self-cleaning 
process” of ALD of 
Al2O3 reduces the 
In0.53Ga0.47As IL 
Ni/Al2O3/n-In0.53Ga0.47As 5.9x10
11 No 
“Self-cleaning 
process” of ALD of 
Al2O3  reduces the 
In0.53Ga0.47As IL 
 
3.5 Investigating the Distribution of Trapped Charge Based on a 
High-k Thickness Series 
Previous experiments and discussions suggest that the border traps are 
located primarily in the high-k/In0.53Ga0.47As interfacial layer. To further 
examine distribution of the trapped charge, C-V hysteresis was measured as a 
function of oxide thickness series for Pd/Al2O3(5~20nm)/In0.53Ga0.47As 
(Figure 3.8) [7] and Pd/HfO2(10~30nm)/In0.53Ga0.47As (Figure 3.9) MOS 
capacitors. The use of a thickness series is useful in this respect, as for a 
trapped charge located in a plane within the oxide or at the 
oxide/semiconductor interface, the C-V hysteresis V increases linearly with 
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increasing oxide thickness. This linear relation can be expressed by the 
following equation: 
                                       ΔV =
q×Qtrapped×tox
εo×𝑘
                                             (3.2) 
where tox is the oxide thickness, ε0 is the vacuum permittivity, and k is the 
relative permittivity of the oxide. If the charge is distributed throughout the 
oxide, then ΔV is proportional to the square of the oxide thickness [27]. 
 
The C-V hysteresis ΔV versus oxide thickness characteristics are shown in 
Figure 3.8 and Figure 3.9 for Pd/Al2O3(5~20nm)/In0.53Ga0.47As and 
Pd/HfO2(10~30nm)/In0.53Ga0.47As, respectively. The plots for both oxides 
clearly demonstrate a linear dependence of ΔV on the oxide thickness for 
both the n- and p-type samples, supporting the earlier independent 
indications in section 3.4 that the vast majority of the charge trapping occurs 
in a plane (in unit of cm
-2
) near the oxide/semiconductor interface and is not 
distributed through the oxide (in unit of cm
-3
). The gradient of the plot of ΔV 
versus the oxide thickness is proportional to the trapped charge and yields 
values for Al2O3 of 2.6x10
12
cm
-2
 and 3.6x10
12
cm
-2
 for n-In0.53Ga0.47As and p-
In0.53Ga0.47As, respectively, and for HfO2, of 7.0x10
12
cm
-2
 and 8.1x10
12
cm
-2
 
for n-In0.53Ga0.47As and p-In0.53Ga0.47As, respectively. 
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Figure 3.8: C-V hysteresis at 1MHz and 295K as a function of oxide 
thickness (5, 10, 15, 20nm) for (a) Pd/Al2O3/n-In0.53Ga0.47As and (b) 
Pd/Al2O3/p-In0.53Ga0.47As MOS capacitors. The maximum electric field 
across the oxide, as determined by the maximum voltage in accumulation, is 
kept at the same value for all thicknesses for both n-type and p-type sample. 
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Figure 3.9: C-V hysteresis at 1MHz and 295K as a function of oxide 
thickness (10, 15, 20, 25, 30nm) for (a) Pd/HfO2/n-In0.53Ga0.47As and (b) 
Pd/HfO2/p-In0.53Ga0.47As MOS capacitors. The maximum electric field across 
the oxide, as determined by the maximum voltage in accumulation, is kept at 
the same value for all thicknesses for both n-type and p-type sample. 
 
3.6 Conclusions 
In this chapter, charge trapping behavior in metal/high-k/In0.53Ga0.47As/InP 
MOS structures with either HfO2 or Al2O3 ALD deposited high-k oxides was 
studied using C-V hysteresis measurements in combination with TEM 
microscopy analysis. The samples studied employed both high work function 
metal gates (Pt, Pd, Ni/Au) and a low work function metal gate (Al). The 
high-k/In0.53Ga0.47As MOS system exhibits both electron and hole trapping, 
which is predominantly a reversible process. The charge trapping levels, that 
can be as high as 10
13
cm
-2
, were recorded from the C-V hysteresis which is 
of the same magnitude as, or even greater than the high-k/In0.53Ga0.47As 
interface state density, indicating the importance of C-V hysteresis in the 
high-k/In0.53Ga0.47As MOS system. As the border traps are located in the 
high-k/In0.53Ga0.47As interface layer, which extends approximately 1nm into 
the high-k oxide, the surface density of 10
13
cm
-2
 corresponds to a volume 
density of 10
20
cm
-3
.  C-V hysteresis is found to increase with the increasing 
bias in accumulation, and the p-type In0.53Ga0.47As MOS samples exhibit a 
larger C-V hysteresis and permanent charge trapping than their n-type 
In0.53Ga0.47As counterparts.  
 
Based on TEM analysis, it is observed that the use of an Al gate in 
HfO2/In0.53Ga0.47As samples results in the formation of an Al2O3 layer at the 
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top Al/high-k oxide interface which reduces the maximum capacitance in 
accumulation. In addition, the top Al metal layer reduces the thickness of the 
native oxide transition layer present between the HfO2 and the In0.53Ga0.47As 
surface. The removal of the native oxide transition layer for the Al gate 
samples results in a marked reduction in the level of charge trapping and C-V 
hysteresis when compared to a Pt gate HfO2/In0.53Ga0.47As sample with ~1nm 
of HfO2/In0.53Ga0.47As interface oxide, indicating that the charge trapping 
takes place mainly at the interfacial transition layer between the high-k oxide 
and In0.53Ga0.47As. In addition, Al/Al2O3/In0.53Ga0.47As and 
Au/Ni/Al2O3/In0.53Ga0.47As MOS capacitors, which have reduced interface 
oxide due to the reported “self-cleaning” effect of Al2O3 by ALD, have a 
relatively low level of charge trapping.  
 
The C-V hysteresis voltage window (ΔV) is found to increase linearly with 
the increasing high-k oxide thickness, with the corresponding trapped charge 
being independent of the oxide thickness for both Al2O3 and HfO2, providing 
further evidence that the trapped charge is predominantly localized as a line 
charge (in units in cm
-2
) at or near the high-k/In0.53Ga0.47As interface. The 
results presented in this work identify the understanding and engineering of a 
native oxide interfacial transition layer between the high-k oxide and the 
In0.53Ga0.47As surface, as central to reducing C-V hysteresis in the high-
k/In0.53Ga0.47As MOS systems. 
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Chapter 4: Dynamics of Charge Trapping in High-
k/In0.53Ga0.47As MOS Capacitors 
 
 
 
 
4.1 Introduction 
In this chapter, the work in chapter 3 is extended to study C-V hysteresis in 
Al2O3/In0.53Ga0.47As and HfO2/In0.53Ga0.47As MOS capacitors with an 
emphasis on a study of the charge trapping dynamics through analysis of the 
C-V hysteresis evolution with the hold time in accumulation, which provides 
further insight into the charge trapping behavior in the high-k/In0.53Ga0.47As 
MOS system. Section 4.2 will detail the experiments. Analysis of C-V 
hysteresis performed with a hold time in accumulation will be discussed in 
section 4.3. A study of charge trapping relaxation will be presented in section 
4.4, and section 4.5 will conclude the whole chapter. 
 
4.2 Experimental Details 
The samples used in this work were n-doped and p-doped In0.53Ga0.47As 
(doping level is 4x10
17
cm
-3
) epitaxial layers (2μm), respectively, grown by 
metal organic vapour phase epitaxy (MOVPE). Details of the In0.53Ga0.47As 
have been given in chapter 2 section 2.5. Prior to oxide deposition, all the 
samples were immersed in (NH4)2S solutions (10% in deionized H2O) for 
20min at room temperature(~295K) [1]. The samples were then introduced to 
the atomic layer deposition (ALD) chamber within a minimum transfer time 
(~3min) after the removal from the 10% (NH4)2S solution. Either HfO2 or 
Al2O3 was deposited as the high-k oxide on the In0.53Ga0.47As surface. The 
HfO2 dielectric has a nominal thickness of 15nm deposited by ALD at 250
0
C 
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using Hf[N(CH3)C2H5]4 (TEMAH) and H2O as precursors. The Al2O3 
dielectric has a nominal thickness of 8nm deposited by ALD at 300
0
C using 
trimethylaluminum (TMA) Al(CH3)3 and H2O as precursors. Pd(160nm) was 
used as the metal contacts for the HfO2 on In0.53Ga0.47As MOS structure. 
Al(160nm) was used as the metal gate for the Al2O3/In0.53Ga0.47As structure. 
Pd and Al gates were formed by electron beam evaporation and a lift-off 
process. Table 4.1 gives the sample details used in this chapter. The 
measurements discussed in this chapter were recorded using an E4980 LCR 
meter controlled through labview which is capable of measuring C-V from 
inversion to accumulation at a gate voltage (Vg) equals to Vmax and holding 
MOS capacitor at Vmax for a period of hold time (or stress time, tstress) before 
sweeping the C-V back towards inversion. 
 
Table 4.1 Sample details: SP stands for Surface Preparation in 10% 
(NH4)2S solution  
Sample Oxide Gate metal SP 
Al2O3/n- & p- In0.53Ga0.47As Al2O3(8nm) Al (160nm) Yes 
HfO2/n- & p- In0.53Ga0.47As HfO2(15nm) Pd (160nm) Yes 
 
4.3 C-V Hysteresis as a Function of Stress Time 
4.3 a) Al2O3/In0.53Ga0.47As MOS Structures 
C-V hysteresis with a hold in accumulation (at Vmax) will be discussed in this 
section. Figure 4.1 shows the C-V hysteresis responses with an increasing 
stress time in accumulation (at Vmax) for the Al gate Al2O3(8nm) sample over 
(a) n-In0.53Ga0.47Asand (b) p-In0.53Ga0.47As MOS capacitors. The values of 
Vmax were chosen to be a gate voltage at which the gate current is measured 
above the noise level and in the meantime much smaller than the breakdown 
voltage in order to avoid breakdown during the stress.  
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Figure 4.1: C-V hysteresis responses measured at 1MHz and 295K with an 
increasing stress time in accumulation at Vmax for (a) Al/Al2O3(8nm)/n-
In0.53Ga0.47As and (b) Al/Al2O3(8nm)/p-In0.53Ga0.47As MOS capacitors. 
 
The C-V hysteresis extracted from Figure 4.1 is plotted as a function of stress 
time and is shown in Figure 4.2. Figure 4.2 indicate the C-V hysteresis 
increases with a power law dependence on the increasing stress time at Vmax, 
consistent with the model by S. Zafar et al [2] for stress times that are not 
long. It is important to emphasize that V≠0V even without a stress time at 
Vmax. This V value at a stress time of 0 seconds (tstress=0) is denoted as V0. 
V0 is small for Al2O3/In0.53Ga0.47As MOS structure so can be neglected. 
However, in future work V0 should be considered for more accurate model 
establishment as in the case for HfO2/In0.53Ga0.47As MOS structure which 
will be discussed later. 
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Figure 4.2: C-V hysteresis as a function of stress time in accumulation at 
Vmax for (a) Al/Al2O3(8nm)/n-In0.53Ga0.47As and (b) Al/Al2O3(8nm)/p-
In0.53Ga0.47As MOS capacitors. Note that C-V hysteresis (and Qtrapped) versus 
stress time is plotted in a log-log scale. 
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It is also observed in Figure 4.2 that the V at tstress=10s is larger than that at 
tstress=30s, and this is due to the permanent charge trapping associated C-V 
shift which appears the most noticeable when measured on a fresh device [3]. 
Note that the C-V hysteresis sweeps with increasing stress times are 
measured on the same site for both n- and p-type Al2O3/In0.53Ga0.47As 
samples. 
 
In order to investigate the relation between the trapped charge (Qtrapped) and 
the injected charge (Qinjected), gate current was measured as a function of the 
stress time at Vmax. An example is shown in Figure 4.3. Taking the 
integration of the gate current density (cm
-2
) over the stress time (red shadow 
area in Figure 4.3) gives the total charge injected (cm
-2
) through the oxide 
during the stress at Vmax. This measurement was performed on a variety of 
sites and the injected charge density values over these sites were averaged in 
order that the presented Qinjected values in this study are representative of the 
sample behavior. 
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Figure 4.3: Gate current density as a function of stress time for an 
Al/Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitor measured at Vg=Vmax=3.1V.  
 
Charge trapping efficiency (ηtrapping) is defined as the ratio of the trapped 
charge density to the injected charge density (see equation (4.1)). 
                               ηtrapping =
Qtrapped
Qinjected
× 100%                                       (4.1) 
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Charge trapping efficiency is plotted as a function of Qinjected in Figure 4.4 for 
the Al gate Al2O3(8nm) over (a) n-In0.53Ga0.47As and (b) p-In0.53Ga0.47As 
MOS capacitors. It is observed that ηtrapping decreases with a power law 
dependence on the increasing Qinjected, as predicted from the VT versus 
Qinjected model by S. Zafar et al [2] (see Appendix IV). 
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Figure 4.4: Charge trapping efficiency as a function of injected charge 
density for (a) Al/Al2O3(8nm)/n-In0.53Ga0.47As and (b) Al/Al2O3(8nm)/p-
In0.53Ga0.47As MOS capacitors. 
 
4.3 b) HfO2/In0.53Ga0.47As MOS Structures 
For the HfO2(15nm)/In0.53Ga0.47As MOS structures, the gate current during 
stress was affected by noise due to the large amount of defect sites in HfO2 
film that contribute to the conduction/leakage, and as a result it was not 
possible for these structures to obtain reliable values for the charge injected. 
As a consequence of the current noise, a different approach was used to 
analyze the charge trapping dynamics for the HfO2/In0.53Ga0.47As MOS 
capacitors based on an analysis of the time evolution of the measured C-V 
hysteresis V values.  
 
For HfO2/In0.53Ga0.47As MOS systems which have a large portion of 
permanent charge trapping component, measurements with different stress 
times were performed on different sites in order to rule out the contribution 
of the permanent charge trapping associated C-V shift [3], and in the 
meantime, to minimize the possible contribution of stress induced defects to 
the measured value of V. The behavior of these sites has been confirmed to 
be similar by comparing the double C-V hysteresis measured on them prior 
76 
 
to the stress measurements. In addition, a thicker oxide, HfO2 of 15nm, was 
chosen in order that the capacitor could sustain after a stress time up to 
100,000s, without experiencing irreversible electrical breakdown. 
 
Figure 4.5 and Figure 4.6 show the evolution of the C-V hysteresis with 
increasing stress time (0s to 100ks) in accumulation for Pd gate/HfO2(15nm) 
over n-In0.53Ga0.47As and p-In0.53Ga0.47As MOS capacitors with different 
values of Vmax.  
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Figure 4.5: C-V hysteresis responses with an increasing stress time (0s to 
100ks) in accumulation for (a) Pd/HfO2(15nm)/n-In0.53Ga0.47As (Vmax=2.5V), 
(b) Pd/HfO2(15nm)/n-In0.53Ga0.47As (Vmax=5V). Note that the red curve is C-
V hysteresis with no hold time at Vmax. 
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Figure 4.6: C-V hysteresis responses with an increasing stress time (0s to 
100ks) in accumulation for (a) Pd/HfO2(15nm)/p-In0.53Ga0.47As (Vmax=-4V), 
and (b) Pd/HfO2(15nm)/p-In0.53Ga0.47As (Vmax=-6V). Note that the red curve 
is C-V hysteresis with no hold time at Vmax. 
 
It is evident from both the n- and p-type HfO2 MOS samples that the C-V 
responses on the downward sweep is not parallel shifted with respect to the 
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upward sweep. This is also the case for the Al2O3 MOS samples in Figure 
4.1, however, the effect is not as prominent for the Al2O3/In0.53Ga0.47As 
structures. The change of slope for the downward C-V response is indicative 
of the release of trapped charge during the C-V sweep, and as a consequence, 
the C-V response is not unique, and will depend on the time associated with 
the measurement. These results imply that, if the C-V measurements could be 
performed in a shorter time period, a larger C-V hysteresis (and an associated 
higher trapped charge density) would be recorded. This effect can be 
investigated by the stress-relaxation measurement, and is covered in section 
4.4. 
 
It is noted that V0 (see the red curve in Figure 4.5 and 4.6) is not negligible 
in the case of HfO2, therefore V0 must be taken into account when 
considering the V versus tstress model. VV0 is plotted as a function of 
stress time for HfO2(15nm) over (a) n-In0.53Ga0.47As and (b) p-In0.53Ga0.47As 
MOS capacitors using different values of Vmax as shown in Figure 4.7 in log-
log scale. It is observed that ΔV-ΔV0 increases with a power law dependence 
with the increasing stress time at the initial stage of stressing and tends to 
reach a plateau when the stress time is sufficiently long [4]. This relation is 
similar to the previous model proposed by S. Zafar et al [2], who performed 
positive bias stress pulses on HfO2 and Al2O3 on Si substrate n-channel 
MOSFET and demonstrated that the threshold voltage shift (ΔVT) increases 
with a power law dependence on the stress time at the initial stage of 
stressing. This model also predicts that the ΔVT will eventually reach a 
plateau if the n-channel MOSFET is stressed at positive gate bias for a 
sufficiently long time providing that no new border traps are created during 
the stress. The relation between ΔV-ΔV0 and stress time (tstress) can be 
expressed using equation (4.2) on the premise that no new traps are generated 
during the stress. 
                      ∆V − ∆V0 = ∆Vmax0 × {1 − exp(−(
tstress
τ0
)γ)}                    (4.2) 
where τ0 and γ are fitting parameters associated with the gate leakage current 
and the capture cross section of the traps, and ΔVmax0 is associated with the 
maximum trapping density [2]. For tstress<<τ0, ΔV-ΔV0≈ΔVmax0×(tstress/τ0)
γ
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(i.e. a power law dependence of ΔV-ΔV0 on tstress), and for tstress>>τ0, ΔV-
ΔV0≈ΔVmax0 (i.e. a plateau). The observed plateau at sufficiently long stress 
times indicates the filling of almost all the border trap energy levels is 
achieved under a certain value of Vmax or oxide field (Eox). Once ΔVmax0 is 
obtained (i.e. the saturation value of ΔV-ΔV0 in Figure 4.7), the maximum 
trapping density corresponding to a certain value of Vmax used, can be 
calculated using equations (4.2). The values are included in the Table 4.2. 
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Figure 4.7: ΔV-ΔV0 as a function of stress time for (a) Pd/HfO2(15nm)/n-
In0.53Ga0.47As and (b) Pd/HfO2(15nm)/p-In0.53Ga0.47As MOS capacitors. ΔV-
ΔV0 increases with a power law dependence with the increasing tstress at the 
initial stage of stressing and tends to reach a plateau at sufficiently long 
stress times. 
 
Table 4.2 Summary of fitting parameters for stressing measurements for 
HfO2(15nm)/In0.53Ga0.47As shown in Figure 4.7 
Sample Vmax Vmax0 max. Qtrapped τ0 γ 
n-In0.53Ga0.47As 2.5V 1.03V 9.2x10
12
cm
-2
 9997 0.44 
n-In0.53Ga0.47As 5V 2.13V 2.0x10
13
cm
-2
 2600 0.54 
p-In0.53Ga0.47As -4V 1.32V 1.6x10
13
cm
-2
 1608 0.41 
p-In0.53Ga0.47As -6V 1.81V 2.7x10
13
cm
-2
 1500 0.53 
 
It is noted in Figure 4.7 and Table 4.2 that using different Vmax results in 
different saturation values at the plateau. Border traps can be distributed at 
different energy levels and also at different depth into the oxide near/at the 
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high-k/In0.53Ga0.47As interface (Figure 4.8) [5-7]. Firstly, using a larger Vmax 
pushes the Fermi level further into the In0.53Ga0.47As conduction/valence 
bands during the stress time at Vmax, thus accessing border traps over a wider 
energy range resulting in a larger C-V hysteresis. Secondly, a larger Vmax 
increases the electric field across the oxide (Eox), which can result in 
additional oxide traps being aligned with the Fermi level at the high-
k/In0.53Ga0.47As interface during the stress (see Figure 4.8), and consequently 
being available for interaction via a tunnelling process. 
 
 
Figure 4.8: Simplified band diagrams of HfO2/n-In0.53Ga0.47As MOS 
capacitor which have (a) smaller Vmax (or Eox) and (b) larger Vmax (or Eox). 
The border traps that are involved in the trapping process leading to C-V 
hysteresis are circled. Using a larger Vmax thus a larger Eox allows more 
border traps to be accessed, resulting in a larger maximum C-V hysteresis 
and charge trapping. 
 
4.4 Study of Charge Trapping Relaxation in HfO2/In0.53Ga0.47As 
MOS structures 
It is noted that for most of the measured C-V hysteresis on high-
k/In0.53Ga0.47As MOS structures, the C-V hysteresis is not an exact parallel 
loop, as illustrated in an example in Figure 4.9 where the experimental 
downward C-V sweep is not perfectly parallel to the upward C-V. This is 
because a portion of trapped charges (electrons in Figure 4.9) are being 
removed (or de-trapped) from the trapping sites during the downward C-V 
where the Fermi level is pushed away from the conduction band edge even  
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before reaching the flatband condition. This results in an underestimation of 
Qtrapped from standard C-V hysteresis tests, therefore a study of charge de-
trapping (or charge trapping relaxation) is necessary. 
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Figure 4.9: C-V hysteresis loop for Pd/HfO2(15nm)/n-In0.53Ga0.47As MOS 
structure. The measured C-V hysteresis loop is not a perfect parallel shift 
due to charge de-trapping (or charge trapping relaxation). Note that the 
ideal parallel downward C-V (in red) is drawn for illustrative purpose only.  
 
To account for charge trapping relaxation, a set of measurement with both 
stress phase and relaxation phase was performed on HfO2/In0.53Ga0.47As 
MOS capacitors. The stress-relaxation scheme is illustrated in Figure 4.10, 
during both phases capacitance was measured as a function of time. Prior to 
the stress-relaxation measurement, a C-V sweep was firstly measured on a 
fresh device to estimate the Vfb, where Vfb was taken as the voltage at which 
the maximum C-V slope occurred [8]. On another fresh device, a C-V 
characteristic with a much smaller bias range around the estimated Vfb was 
carried out, and Vfb was estimated again from the small bias range C-V 
response. These measurements assured that a more accurate Vfb value (Vfb0) 
was obtained from a less stretched-out C-V. On the same device, a stress 
voltage (Vg=Vstress=Vov+Vfb0, where Vov is the overdrive voltage) beyond the 
Vfb0 value into accumulation was applied for a series of stress time (tstress). 
After each tstress, the applied voltage was set back to Vg=Vrelax=Vfb0 for 
relaxation time (trelax≈4s) in order to account for the relaxation due to de-
trapping of charge trapped at the stress voltage.  
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Figure 4.10: Sketches of the stress-relaxation measurements. During both 
stress phase and relaxation phase, capacitance was measured as a function 
of time. During the relaxation phase, capacitance was measured at a 
sampling rate which covered logarithmic time scale. 
 
An example of capacitance as a function of time is illustrated in Figure 4.11 
for Pd/HfO2(15nm)/n-In0.53Ga0.47As MOS capacitor and Vov=1.2V was used 
during the stress phase. During the stress phase, the capacitance is decreasing 
with the increasing stress time, consistent with C-V progressively shifting 
positively along the gate voltage axis due to more charges (electrons) being 
trapped with increasing tstress. When the measurement is switched from stress 
phase (at Vov+Vfb0) to relaxation phase (at Vfb0), there is a very large drop in 
capacitance (from ~3.75x10
11
F down to ~2.05x10
11
F), and during the 
relaxation phase, the capacitance increases as a function of trelax and this 
results from the C-V shifting negatively towards the initial C-V before the 
stress due to the electron de-trapping (or Vfb shift recovery). Finally, a C-V 
response with a full bias range was measured on the device in order to check 
the device was not broken down after the stress measurements.  
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Figure 4.11: Capacitance as a function of time during the stress phase 
(Vov=1.2V) and the relaxation phase for Pd/HfO2(15nm)/n-In0.53Ga0.47As 
MOS capacitor. 
 
Figure 4.12 shows the flatband voltage shift (Vfb) as a function of relaxation 
time (trelax) in the relaxation phase (at Vg=Vfb0) after stress measurements 
(Vov=1.2V) for a series of stress time (tstress) for Pd/HfO2(15nm)/n-
In0.53Ga0.47As MOS structure. It is observed that for each stress time, Vfb is 
decreasing towards zero during the relaxation phase (4s), indicating that the 
trapped electrons are being removed or “recovered” from the trapping sites 
during the relaxation phase. Similar results have been observed in HfO2/p-
In0.53Ga0.47As MOS structures (not shown). These results are consistent with 
the significant threshold voltage shift (Vth) recovery during relaxation phase 
observed in Al2O3/n-In0.53Ga0.47As high-electron mobility transistors 
(HEMT) as reported in [9]. It is noted that the relaxation process for trapped 
charges in the In0.53Ga0.47As MOS structure is much faster when compared to 
metal gate/high-k/silicon based MOS devices (see Figure 4.13). As a 
consequence of this fast relaxation process, due to de-trapping of electrons, 
the trapped charge associated with C-V hysteresis at 1MHz is an 
underestimation of the full trapped charge, as the time associated with a full 
C-V sweep at 1 MHz is typically in the range of 10’s of seconds. 
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Figure 4.12: (a) Flatband voltage shift (Vfb) as a function of relaxation time 
(trelax) and (b) the corresponding charge trapping density (Qtrapped) in the 
relaxation phase (at Vg=Vfb0) after stress measurements (Vov=1.2V) for a 
series of stress time (tstress) for Pd/HfO2(15nm)/n-In0.53Ga0.47As MOS 
capacitor. 
 
 
Figure 4.13: Threshold voltage shift (Vth) as a function of relaxation time 
(trelax) for (a) Al2O3/n-In0.53Ga0.47As, (b) high-k/Si n-MOS and (b) high-k/Si p-
MOS devices, showing that the relaxation process is much faster in 
Al2O3/In0.53Ga0.47As compared to high-k/Si MOS devices. Source of Figure 
4.13: Jacopo Franco et al [9]. 
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4.5 Conclusions 
A study of time evolution of the charge trapping in high-k/In0.53Ga0.47As 
MOS structures was performed. Based on C-V hysteresis measurements with 
a stress time in accumulation, it is observed in Al/Al2O3(8nm)/In0.53Ga0.47As 
MOS structure that the C-V hysteresis increases with a power law 
dependence with the stress time. In addition, charge trapping efficiency, 
defined as the ratio of trapped charge density to injected charge density, 
decreases with a power law dependence with the increasing injected charge 
density. Similar measurements were performed for 
Pd/HfO2(15nm)/In0.53Ga0.47As MOS structure with a much longer stress time 
applied. Due to a large C-V hysteresis with tstress=0 (i.e. V0) for 
HfO2/In0.53Ga0.47As, ΔV–ΔV0 is plotted and observed to increase with a 
power law dependence on stress time in accumulation at the initial stage of 
stressing and approaches to a plateau at sufficiently long stress times, 
consistent with trapping in pre-existing border traps which have a wide range 
of capture cross sections. A larger Vmax used in the study of C-V hysteresis 
with a hold at Vmax in accumulation results in a larger ΔV. This is because a 
larger Vmax pushes the Fermi level further into the conduction/valence bands 
and also results in a larger Eox which allow more border traps to be assessed. 
 
Finally, measurements were performed to study charge trapping recovery or 
relaxation following stress. It is observed that a significant portion of the 
flatband voltage shift is recovered during the relaxation phase (1ms to 4s) 
after the stress voltage is removed for the HfO2/In0.53Ga0.47As MOS 
capacitors under investigation, and as a consequence, the conventional C-V 
hysteresis sweeps, which can take up to one minute, underestimates the full 
magnitude of the trapped charge during stress. This relaxation process for the 
high-k/In0.53Ga0.47As MOS capacitors is very fast when compared to high-
k/Si based MOS devices. 
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Chapter 5: Effect of Forming Gas Annealing on the 
Electrical Characteristics of High-k/In0.53Ga0.47As 
MOS systems 
 
 
 
 
5.1 Introduction 
Forming gas annealing has been reported in literature [1-4] to be effective in 
reducing the interface state density in high-k/In0.53Ga0.47As MOS systems. 
The primary aim of this chapter is to extend the studies of [1-4], to explore if 
forming gas annealing also has an effect on the border trap density which 
leads to C-V hysteresis. In this chapter, systematic studies of forming gas 
annealing (FGA) and the standard pre-ALD 10% (NH4)2S surface passivation 
(SP) on the electrical characterization of high-k/In0.53Ga0.47As MOS systems 
will be presented. Sample details will be given in section 5.2. In section 5.3, 
the effect of FGA at a series of temperatures on the electrical characterization 
of Au/Ni/high-k/In0.53Ga0.47As MOS structures using both HfO2(8nm) and 
Al2O3(8nm) as the high-k oxides will be discussed. The electrical behavior 
including gate current density versus voltage (J-V), multi-frequency 
capacitance-voltage (C-V), interface state density and C-V hysteresis will all 
be covered. In section 5.4, a study of the effect of both FGA (one 
temperature) and the standard 10% (NH4)2S surface treatment on 
TiN/Al2O3(4nm)/In0.53Ga0.47As MOS structures will be discussed. Section 5.5 
will conclude the whole chapter. 
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5.2 Sample Details 
The samples studied in this chapter were heavily n-doped (S at 2x10
18
cm
-3
) 
and heavily p-doped (Zn at 2x10
18
 cm
-3) InP(100) substrates with 2μm n-type 
(S at 4x10
17
cm
-3
) and p-type (Zn at 4x10
17
cm
-3
) In0.53Ga0.47As epitaxial 
layers, respectively, grown by metal organic vapour phase epitaxy 
(MOVPE). 
 
The samples in this study were split into FGA temperature series (250
0
C to 
450
0
C) sample set using both HfO2(8nm) and Al2O3(8nm) ALD oxides and 
n-and p-type In0.53Ga0.47As. There was also a second series using Al2O3(4nm) 
only for n-type In0.53Ga0.47As, exploring the effect of FGA at 400
0
C for 
samples with and without an initial optimised (NH4)2S surface passivation 
(SP). This is referred to as the FGA/SP sample set. For the FGA temperature 
series sample set, the In0.53Ga0.47As surfaces were all treated using the 
optimised 10% (NH4)2S solution prior to ALD plus a minimum transfer time 
(~3min) to the ALD chamber [5]. Either HfO2 or Al2O3 were deposited on 
the In0.53Ga0.47As by ALD. The HfO2 dielectric has a nominal thickness of 
8nm by ALD using Hf[N(CH3)C2H5]4 (TEMAH) and H2O as precursors at 
250
0
C. The Al2O3
 
dielectric also has a nominal thickness of 8nm and was 
deposited by ALD at 300
0
C using TMA and H2O. Au(90nm)/Ni(70nm) was 
used as the metal gate and was formed by electron beam evaporation and a 
lift-off process. After the metal deposition, the samples were treated by FGA 
(5% H2 / 95% N2) at a series of temperatures (250
0
C, 300
0
C, 350
0
C, 400
0
C 
and 450
0
C) for 30min (performed in Tyndall). One sample from each doping 
type and each oxide was not treated by the post-metal FGA as the control 
sample. The details of the FGA temperature series sample set are listed in 
Table 5.1. All the electrical measurements for the FGA temperature series 
sample set (presented in section 5.3) were carried out using E4989a LCR 
meter in Tyndall. 
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Table 5.1 FGA temperature series sample set 
Substrate Oxide Metal 
FGA 
condition 
SP 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) No FGA Yes 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) 250
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) 300
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) 350
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) 400
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
HfO2(8nm) Au(90nm)/Ni(70nm) 450
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) No FGA Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) 250
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) 300
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) 350
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) 400
0
C, 30min Yes 
n- & p- 
In0.53Ga0.47As 
Al2O3(8nm) Au(90nm)/Ni(70nm) 450
0
C, 30min Yes 
 FGA: Post-metal forming gas annealing (5% H2 / 95% N2) (performed in Tyndall) 
 SP: Pre-ALD 10% (NH4)2S surface passivation plus 3min transfer time to ALD 
chamber 
 
For the FGA/SP sample set, only n-In0.53Ga0.47As wafers were used. Al2O3 of 
nominally 4nm was deposited by ALD at 300
0
C using TMA and H2O. 
Selected In0.53Ga0.47As wafers were treated using the standard 10% (NH4)2S 
passivation prior to the ALD. TiN(80nm) was used as the metal gate for 
Al2O3(4nm)/n-In0.53Ga0.47As structure. TiN metal gates were deposited by 
sputtering and patterned using lift-off in IMEC. Selected TiN/Al2O3(4nm)/n-
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In0.53Ga0.47As samples were treated by post-metal FGA at 400
0
C for 5min 
which were also performed in IMEC. The samples details are given in Table 
5.2. The measurements for the FGA/SP sample set were performed in IMEC. 
 
Table 5.2 FGA/SP sample set 
Substrate Oxide Metal 
FGA 
condition 
SP 
n-In0.53Ga0.47As Al2O3(4nm) TiN(80nm) No FGA No 
n-In0.53Ga0.47As Al2O3(4nm) TiN(80nm) No FGA Yes 
n-In0.53Ga0.47As Al2O3(4nm) TiN(80nm) 400
0
C, 5min No 
n-In0.53Ga0.47As Al2O3(4nm) TiN(80nm) 400
0
C, 5min Yes 
 FGA: Post-metal forming gas annealing (5% H2 / 95% N2) (performed in IMEC) 
 SP: Pre-ALD 10% (NH4)2S surface passivation plus 3min transfer time to ALD 
chamber 
 
5.3 Effect of FGA Temperature Series on High-k/In0.53Ga0.47As 
MOS Systems 
5.3.1 Effect of FGA on J-V Characteristics 
The gate current density versus voltage (J-V) characteristics for Au/Ni gate 
over HfO2(8nm)/In0.53Ga0.47As and Al2O3(8nm)/In0.53Ga0.47As MOS 
capacitors are analyzed. A variety of sites on each sample were measured. 
The J-V characteristics for all samples can be found in Appendix V. All 
discussion is based on the “representative sites” neglecting the “outlying 
sites” that have very large leakage and break down at very small voltages. 
 
a) HfO2/In0.53Ga0.47As 
Figure 5.1 shows J-V characteristics for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As 
MOS structures treated with (a) no FGA and (b) FGA at 450
0
C, showing a 
dramatically increased gate current after FGA 450
0
C. Figure 5.2 illustrates 
the current density measured at Vg=±3V and the breakdown oxide field (Eox) 
at both positive and negative bias. The presented data is averaged results over 
different measured sites. It is shown in Figure 5.2 that the gate current 
density increases significantly after FGA at temperatures ≥ 4000C and the 
breakdown Eox is reduced after FGA at all temperatures under investigation.  
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Figure 5.1: J-V characteristics at room temperature for Au/Ni/HfO2(8nm)/n-
In0.53Ga0.47As MOS capacitors treated with (a) no FGA and (b) FGA at 
450
0
C . A significant increase in gate leakage is observed after FGA 450
0
C. 
 
 
Figure 5.2: (a) Gate current density estimated at Vg=3V, (b) gate current 
density at Vg=-3V, (c) breakdown oxide field at positive Vg and (d) 
breakdown oxide field at negative Vg for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As 
MOS capacitors. All presented data is extracted from the average of the 
results on a variety of sites on each sample. 
 
J-V characteristics for the Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS structures 
treated with (a) no FGA and (b) FGA at 450
0
C are shown in Figure 5.3, also 
showing that FGA 450
0
C results in a significant increase in gate current 
density. Gate current density at Vg=±3V and the breakdown Eox are plotted in 
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Figure 5.4 for HfO2/p-In0.53Ga0.47As MOS structures. Similar to the case of 
HfO2/n-In0.53Ga0.47As (Figure 5.2), a significant increase in current density is 
observed in samples treated by FGA ≥ 4000C. The breakdown Eox is found 
similar for different FGA conditions, in addition, no hard breakdown is 
observed for HfO2/p-In0.53Ga0.47As treated with FGA 400
0
C and 450
0
C at 
positive bias. 
 
 
Figure 5.3: J-V characteristics at room temperature for Au/Ni/HfO2(8nm)/p-
In0.53Ga0.47As MOS capacitors treated with (a) no FGA and (b) FGA at 
450
0
C. A significant increase in gate leakage is observed after FGA 450
0
C. 
 
 
Figure 5.4: (a) Gate current density estimated at Vg=3V, (b) gate current 
density estimated at Vg=-3V,(c) breakdown oxide field at positive Vg and (d) 
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breakdown oxide field at negative Vg for Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As 
MOS capacitors. All presented data is extracted from the average of the 
results on a variety of sites on each sample. 
 
b) Al2O3/In0.53Ga0.47As 
The J-V characteristics for Au/Ni gate Al2O3(8nm) over n-In0.53Ga0.47As 
MOS capacitors are shown in Figure 5.5. Similar to the case of 
HfO2/In0.53Ga0.47As, gate current density is observed to increase for sample 
treated with FGA 450
0
C. Gate current density at Vg=±3V and the breakdown 
Eox are plotted in Figure 5.6 for Al2O3/n-In0.53Ga0.47As MOS structures, 
showing that current density increases with FGA ≥ 4000C and breakdown Eox 
is found similar for different FGA conditions at both positive and negative 
bias.  
 
 
Figure 5.5: J-V characteristics at room temperature for Au/Ni/Al2O3(8nm)/n-
In0.53Ga0.47As MOS capacitors treated with (a) no FGA and (b) FGA at 
450
0
C. A significant increase in gate leakage is observed after FGA 450
0
C. 
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Figure 5.6: (a) Gate current density estimated at Vg=3V, (b) gate current 
density estimated at Vg=-3V, (c) breakdown oxide field at positive Vg and (d) 
breakdown oxide field at negative Vg for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As 
MOS capacitors. All presented data is extracted from the average of the 
results on a variety of sites on each sample. 
 
For Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As MOS structures (Figure 5.7 and 
Figure 5.8), the J-V characteristics for FGA at all temperatures have very 
similar behaviors (current density and breakdown Eox) except for FGA 400
0
C 
which exhibits increased leakage compared to other samples. It has been 
noted in the measurements that FGA 400
0
C on Al2O3 samples (both n- and p-
type In0.53Ga0.47As) have shown non-regular behavior. This is will be 
discussed in the next section. 
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Figure 5.7: J-V characteristics at room temperature for Au/Ni/Al2O3(8nm)/p-
In0.53Ga0.47As MOS capacitors treated with (a) no FGA and (b) FGA at 
450
0
C.  
 
 
Figure 5.8: (a) Gate current density estimated at Vg=3V, (b) gate current 
density estimated at Vg=-3V, (c) breakdown oxide field at positive Vg and (d) 
breakdown oxide field at negative Vg for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As 
MOS capacitors. All presented data is extracted from the average of the 
results on a variety of sites on each sample. 
 
To conclude, for HfO2/n-In0.53Ga0.47As, HfO2/p-In0.53Ga0.47As and Al2O3/n-
In0.53Ga0.47As MOS structures, an increase in leakage current following FGA 
≥4000C are observed. For the Al2O3/p-In0.53Ga0.47As, an increase in leakage 
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is only observed in FGA 400
0
C sample but not the FGA 450
0
C sample. The 
C-V characteristics, which will be discussed in the following sections, were 
measured within the bias range avoiding getting close to the breakdown 
voltages observed in the J-V measurements.  
 
5.3.2 Effect of FGA on C-V characteristics and Dit 
a) HfO2/In0.53Ga0.47As 
The multi-frequency (20Hz~1MHz) C-V characteristics measured at room 
temperature for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As MOS structure treated 
with different FGA conditions are illustrated in Figure 5.9. Firstly, it is 
observed that the maximum capacitance (Cmax) measured at the maximum 
voltage (Vmax) in accumulation is increased after FGA at all the temperatures 
under study compared to the sample with no FGA. Secondly, the C-V 
responses exhibit a sharper transition from inversion to accumulation after 
FGA at all the temperatures under investigation, indicating that FGA at these 
temperatures is effective in reducing the interface states which result in less 
stretch-out in the C-V characteristics.  
 
Moreover, the capacitance measured in the bias range Vg = -2.5V to -1V for 
the no FGA sample and FGA 250
0
C sample is not representative of true 
inversion. True inversion at the high-k/In0.53Ga0.47As interface would result in 
a constant capacitance as a function of gate voltage for all measurement ac 
frequencies; however, it is observed in the C-V responses for no FGA and 
FGA 250
0
C samples that the capacitance keeps increasing with the 
negatively increasing gate voltage, which can be a result of C-V stretch-out 
from a wide interface state distribution. For the samples treated with FGA 
300
0
C to 450
0
C, the capacitance measured at intermediate frequencies clearly 
go through a peak and then decrease and is very likely reaching a constant 
value if the gate voltage keeps increasing negatively. Finally, the frequency 
dispersion estimated at Vmax is investigated. Frequency dispersion is based on 
the dispersion (% per decade) between high frequency of 1MHz and low 
frequency of 40Hz instead of 20Hz as the measured capacitance at 20Hz is 
noisy. The frequency dispersion (at Vmax) is a result of the combination of 
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interface states near and/or inside the bands and border traps with energy 
levels near the band edges [6-8]. It is observed that the frequency dispersion 
is improved after FGA at all temperatures and the frequency dispersion is the 
smallest for FGA at 350
0
C and increases towards both lower and higher FGA 
temperatures for HfO2/n-In0.53Ga0.47As MOS structure (see Figure 5.10). 
 
 
Figure 5.9: Multi-frequency (20Hz-1MHz) C-V characteristics at room 
temperature for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As MOS capacitors treated 
by different FGA conditions. 
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Figure 5.10: Frequency dispersion estimated at Vmax in accumulation as a 
function of FGA condition for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As MOS 
capacitors. 
 
For Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS structure illustrated in Figure 
5.11, the multi-frequency C-V characteristics are all degraded when 
compared to the case of HfO2/n-In0.53Ga0.47As (see Figure 5.9), this is the 
most noticeable in the nominal accumulation region at negative gate voltage 
for p-In0.53Ga0.47As. This is consistent with an increase in interface state 
density (Dit) towards the valance band edge as previously published [9, 10]. 
As shown in Figure 5.12, an improvement in frequency dispersion at Vmax is 
observed at FGA 250
0
C, 300
0
C and 350
0
C. FGA at high temperatures (i.e. 
400
0
C and 450
0
C) increase the frequency dispersion. For no FGA, FGA 
400
0
C and 450
0
C samples at their corresponding Vmax and 1MHz, the 
flatband capacitance is not reached, suggesting that the Fermi level 
movement in the In0.53Ga0.47As lower bandgap is strongly restricted and thus 
the Fermi level cannot move into the valence band edge to accumulate holes. 
The accumulation-like capacitance measured at low frequencies is a 
consequence of a capacitance contribution of an interface state capacitance 
(Cit) in parallel with the differential capacitance (Cs) of the In0.53Ga0.47As. As 
Cit is large compared to Cs and Cox, according to the equivalent circuit of a 
MOS capacitor with the presence of interface states which were discussed in 
chapter 2 (see Figure 2.11 and equation (2.11)), measured capacitance at low 
frequency can approach Cox but this does not indicate that accumulation is 
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achieved. This behavior is very similar to the multi-frequency C-V 
characteristics for high-k oxide on n-type GaAs MOS system where the 
Fermi level is almost pinned in the upper bandgap of GaAs resulting in a 
significant level of frequency dispersion at Vmax [11]. 
 
Considering the C-V responses in the nominal inversion region, good 
inversion behavior is observed for all the samples except for the FGA 450
0
C 
sample as the capacitance for the no FGA and FGA (250
0
C to 400
0
C) 
samples is almost reaching a plateau with the positively increasing gate 
voltage, which indicates a low interface state density distributed in the 
In0.53Ga0.47As upper band for theses samples. The decrease in capacitance at 
low frequencies at Vg ≈ 1V to 2V observed in Figure 5.11(f) for FGA 450
0
C 
sample is most probably due to the large increase in the average leakage 
current density at +2V for this sample following the 450
0
C FGA anneal (see 
Figure 5.3 (b)). Due to the high leakage current density for the 450
0
C anneal 
samples at +2V (up to 10-4A/cm2), the inversion layer cannot be sustained, 
leading to a decrease in capacitance.  
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Figure 5.11: Multi-frequency (20Hz-1MHz) C-V characteristics at room 
temperature for Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS capacitors treated 
by different FGA conditions. 
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Figure 5.12: Frequency dispersion estimated at Vmax in accumulation as a 
function of FGA condition for Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS 
capacitors. 
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Interface state density (Dit) is estimated using high-low frequency 
capacitance method. Due to the relatively high noise level observed at the 
lowest frequency (i.e. 20Hz), C-V measured at 40Hz is used as the low 
frequency C-V for the Dit extraction. The Dit is extracted at a gate voltage in 
depletion where minority carrier responses with interface states are the 
minimum, and majority carrier interaction with border traps located at 
energies aligned with the conduction or valence bands can be neglected. In 
order to estimate the corresponding interface state energy level in the 
In0.53Ga0.47As bandgap, C-V measured at the highest frequency and lowest 
temperature possible or a simulation of the theoretical high frequency is 
needed as the measured 1MHz C-V at room temperature (RT) cannot be 
representative of a perfect true high frequency C-V characteristic. If the 
measured 1MHz RT C-V is used, this may result in a large error in the 
calculation of Dit energy levels especially for the case of high Dit MOS 
systems such as HfO2/In0.53Ga0.47As, in which case interface state responses 
are not completely suppressed (i.e. Cit≠0). The calculation of Dit energy 
levels is beyond the scope of this study and will be included in the future 
work (see Chapter 7). 
 
Table 5.3 listed the Dit for the Au/Ni gate HfO2 over n-type and p-type 
In0.53Ga0.47As MOS systems. The Dit values shown in Table 5.3 were 
extracted at Vg values where both the effect of majority and minority carriers 
are minimum. For HfO2/n-In0.53Ga0.47As, samples treated by FGA at 300
0
C 
and 350
0
C have lower Dit than the other FGA conditions, which is consistent 
with the much improved C-V responses in depletion region for these two 
FGA temperatures illustrated in Figure 5.9. For HfO2/p-In0.53Ga0.47As, FGA 
at 300
0
C has the lowest Dit value which is consistent with the multi-
frequency C-V shown in Figure 5.11, where the C-V characteristic is much 
less stretched-out than the other FGA conditions. 
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Table 5.3 Interface state density (cm
-2
eV
-1
) for 
Au/Ni/HfO2(8nm)/In0.53Ga0.47As MOS systems using high-low frequency 
capacitance method. Dit values were estimated at gate voltages where the 
effect of majority and minority carriers are minimum. 
Sample No FGA 
FGA 
250
0
C 
FGA 
300
0
C 
FGA 
350
0
C 
FGA 
400
0
C 
FGA 
450
0
C 
HfO2  
/ n 
2.70x10
12 
(Vg=0.2V) 
3.00x10
12 
(Vg=0.5V) 
1.62x10
12 
(Vg=0.6V) 
1.25x10
12 
(Vg=0.4V) 
3.00x10
12 
(Vg=0.3V) 
2.04x10
12 
(Vg=0.5V) 
HfO2  
/ p 
6.61x10
12 
(Vg=-0.1V) 
4.49x10
12 
(Vg=-0.2V) 
2.65x10
12 
(Vg=0V) 
3.38x10
12 
(Vg=-0.1V) 
6.03x10
12 
(Vg=0.1V) 
6.13x10
12 
(Vg=0V) 
 
b) Al2O3/In0.53Ga0.47As 
The multi-frequency (20Hz~1MHz) C-V characteristics measured at room 
temperature for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As are illustrated in Figure 
5.13. It is observed in Figure 5.13 that FGA at all temperatures improve the 
C-V responses in terms of the transition from inversion to accumulation 
compared to the no FGA sample. As shown in Figure 5.14, the frequency 
dispersion at Vmax is improved following all the FGA temperatures except for 
FGA 400
0
C which is 3.17%/decade compared to 2.92%/decade for the no 
FGA sample. As the FGA 400
0
C sample does not show regular behavior, 
possibly because FGA process went wrong (e.g. lack of forming gas or non-
uniformity in temperature) on this sample, this sample has been omitted from 
the FGA temperature series in terms of determining general trends for the 
evolution of the impedance response with FGA temperature. In this case, in 
Figure 5.14, accumulation frequency dispersion decreases with increasing 
FGA temperature for Al2O3/n-In0.53Ga0.47As MOS structure. 
 
For the no FGA sample presented in Figure 5.13(a), there are no observable 
Cit “bumps” near the transition region between depletion and inversion, and 
the capacitance measured at all frequencies tend to reach a plateau further 
into inversion. Interface states can have a broad distribution in the bandgap 
which can result in very broad Cit “bumps” and C-V stretch-out, making it 
more likely that the Cit “bumps” are lost in the C-V where minority carrier 
responses start to take over, especially in the case of Al2O3/In0.53Ga0.47As 
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MOS system with relatively low Dit level. Even though a constant 
capacitance as a function of negatively increasing Vg in the nominal 
inversion region is observed, this is not a perfect representation of true 
inversion being reached. In order to verify that true inversion is reached, one 
approach is to do capacitance (C) versus frequency (ω) and conductance (Gm) 
versus frequency measurements and compare the -ω*dC/dω versus ω and 
Gm/ω versus ω plots at strong inversion voltages to the simulated/theoretical 
curves [12]. This is out of the scope of this thesis. 
 
Following FGA at 250
0
C, 300
0
C and 350
0
C, the C-V is less stretched-out and 
Cit “bumps” become visible compared to the no FGA sample. For FGA 
temperature from 250
0
C increased to 350
0
C, there is a reduced response of 
interface states in terms of the magnitude and width of the Cit “bumps” with 
the increasing FGA temperature. For the sample treated by FGA 400
0
C, in 
addition to the unexpected increased accumulation frequency dispersion 
discussed earlier, the inversion behavior is also degraded; this is again 
indicating that FGA 400
0
C process may have gone wrong. The sample 
treated by FGA 450
0
C exhibits the best C-V characteristic which shows very 
small stretch-out in the C-V, the lowest level of accumulation frequency 
dispersion and the excellent inversion behavior. The “bumps” observed in the 
FGA 450
0
C sample is unlikely to be caused by interface states, instead it is a 
transition behavior which is also observed in theoretical C-V responses 
simulated with no Dit at all [12]. 
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Figure 5.13: Multi-frequency (20Hz-1MHz) C-V characteristics at room 
temperature for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS capacitors treated 
by different FGA conditions. 
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Figure 5.14: Frequency dispersion estimated at Vmax in accumulation as a 
function of FGA condition for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS 
capacitors. Note that the FGA 400
0
C sample is an outlier. 
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The multi-frequency (20Hz~1MHz) C-V characteristics measured at room 
temperature for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As are illustrated in Figure 
5.15. The corresponding frequency dispersion (at Vmax) in accumulation is 
shown in Figure 5.16. For Al2O3/p-In0.53Ga0.47As MOS systems, the 
frequency dispersion at Vmax is larger than the case of Al2O3/n-In0.53Ga0.47As, 
as expected due to the high Dit in the lower bandgap than that in the upper 
bandgap in high-k/In0.53Ga0.47As MOS systems. It is also observed that there 
is no significant improvement in the accumulation frequency dispersion nor 
the C-V stretch-out following the FGA for Al2O3/p-In0.53Ga0.47As MOS 
structure. Similar to the case of Al2O3/n-In0.53Ga0.47As, FGA at 400
0
C 
increases the accumulation frequency dispersion and degraded the inversion 
behavior for Al2O3/p-In0.53Ga0.47As MOS structure. 
 
 
Figure 5.15: Multi-frequency (20Hz-1MHz) C-V characteristics at room 
temperature for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As MOS capacitors treated 
by different FGA conditions. 
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Figure 5.16: Frequency dispersion estimated at Vmax in accumulation as a 
function of FGA condition for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As MOS 
capacitors. Note that the FGA 400
0
C sample is an outlier. 
 
The high-low frequency capacitance method is also applied to 
Al2O3/In0.53Ga0.47As MOS systems and Dit for the samples under each FGA 
condition is summarized in Table 5.4. FGA at 450
0
C on Al2O3 n-type sample 
results in a very low value of Dit of only 2.19x10
11
cm
-2
eV
-1
, which is one 
order of magnitude lower than the n-type sample with no FGA and this is 
consistent with the best multi-frequency C-V characteristics shown in Figure 
5.13(f) compared to other FGA conditions. For Al2O3 p-type sample, 
according to Dit values, there is no significant improvement after FGA at all 
temperatures. 
 
Table 5.4 Interface state density (cm
-2
eV
-1
) for 
Au/Ni/Al2O3(8nm)/In0.53Ga0.47As MOS systems using high-low frequency 
capacitance method. Dit values were estimated at gate voltages where the 
effect of majority and minority carriers are minimum. 
Sample No FGA 
FGA 
250
0
C 
FGA 
300
0
C 
FGA 
350
0
C 
FGA 
400
0
C 
FGA 
450
0
C 
Al2O3 
/ n 
2.20x10
12 
(Vg=0.1V) 
2.21x10
12 
(Vg=0.1V) 
1.73x10
12 
(Vg=0.2V) 
9.47x10
11 
(Vg=0.5V) 
1.43x10
12 
(Vg=0.3V) 
2.19x10
11 
(Vg=0.7V) 
Al2O3 
/ p 
4.12x10
12 
(Vg=0.1V) 
3.06x10
12 
(Vg=0V) 
2.38x10
12 
(Vg=0.1V) 
2.56x10
12 
(Vg=0.3V) 
3.71x10
12 
(Vg=0.3V) 
2.83x10
12 
(Vg=0.4V) 
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5.3.3 Effect of FGA on C-V Hysteresis 
In this section, the effect of FGA temperature on C-V hysteresis (or charge 
trapping) for Au/Ni gate over HfO2(8nm)/In0.53Ga0.47As and 
Al2O3(8nm)/In0.53Ga0.47As MOS systems will be analyzed. All the C-V 
hysteresis measurements were performed at 1MHz and room temperature in 
order to minimize the Cit contribution to the overall measured capacitance of 
the MOS capacitors. Charge trapping density is calculated using Qtrapped= 
CoxV/q, where V is flatband voltage (Vfb) shift estimated at the nominal 
flatband capacitance. For each MOS structure, C-V hysteresis was measured 
with the same starting DC bias point in inversion and an increasing 
maximum DC bias point in accumulation (Vmax). For each bias range, a fresh 
device was used. C-V hysteresis is investigated as a function of overdrive 
voltage (Vov), where Vov=|Vmax–Vfb|. For all the samples under investigation, 
the n-In0.53Ga0.47As samples exhibit positive voltage shift in the C-V 
hysteresis and the p-In0.53Ga0.47As samples exhibit negative voltage shift in 
the C-V hysteresis, thus indicating electrons trapping and holes trapping 
occurring the n-type and p-type sample, respectively. 
 
a) HfO2/In0.53Ga0.47As 
C-V hysteresis (V) and the corresponding charge trapping density (Qtrapped) 
as a function of overdrive voltage (Vov) for Au/Ni/HfO2(8nm)/n-
In0.53Ga0.47As MOS capacitors with different FGA conditions are shown in 
Figure 5.17 (a) and (b), respectively. Compared to the no FGA sample 
(shown in red), the C-V hysteresis is reduced after FGA at all temperatures 
within the Vov values investigated except for FGA 400
0
C (shown in 
magenta), which is almost overlapping the red curve for the no FGA sample. 
 
As observed in Figure 5.17, the slope of the plot of V (or Qtrapped) as a 
function of Vov is different between samples with different FGA conditions. 
In this study, voltage acceleration factor, denoted as γ, is defined as the slope 
of C-V hysteresis (or Qtrapped) versus Vov. Voltage acceleration factor as a 
function of FGA conditions is plotted in Figure 5.18 for the HfO2/n-
In0.53Ga0.47As MOS structure. -factor is an indication of the energy spread of 
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the border traps energy levels near/at the oxide/semiconductor interface. 
Different γ-factors will affect C-V hysteresis extracted at different Vov 
values, which will make the comparison of V between samples very 
complicated. For example, the FGA 450
0C sample exhibits the smallest γ, 
and this will result in relatively low value of V at a higher Vov (or at higher 
oxide field (Eox)) compared to the other samples. However, at very low Vov 
values (i.e. under low Eox), V for the FGA 450
0
C sample can be larger than 
other samples which have larger γ-factors. Figure 5.19 illustrates C-V 
hysteresis as a function of FGA conditions for HfO2/n-In0.53Ga0.47As MOS 
structure at Vov = 1V, 2V and 3V. 
 
Increased -factor is expected for improved device reliability [13, 14]. For 
instance, in the case of HfO2/n-In0.53Ga0.47As MOS structure, the sample 
treated by the highest FGA temperature (i.e. 450
0
C) exhibits the smallest γ-
factor compared to other FGA conditions, indicating that FGA at 450
0
C  
results in a wider distribution of the oxide trap defect levels. This leads to an 
increased V at low Vov or Eox (e.g. Vov=1V, see Figure 5.19), which is a 
degraded reliability projection at low operating voltage. The HfO2/n-
In0.53Ga0.47As samples treated with intermediate temperatures (i.e. 300
0
C and 
350
0
C) exhibit improved -factor, indicating that FGA at 3000C and 3500C 
passivate the tails of a normal distribution of defects as illustrated in Figure 
5.20, this will reduce the trapped charge in the range of Fermi level 
movement (at low Eox). 
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Figure 5.17: (a) C-V hysteresis and (b) the corresponding charge trapping 
density as a function of overdrive voltage for Au/Ni/HfO2(8nm)/n-
In0.53Ga0.47As MOS capacitors. 
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Figure 5.18: Voltage acceleration factor for Au/Ni/HfO2(8nm)/n-
In0.53Ga0.47As MOS capacitors. 
 
 
Figure 5.19: C-V hysteresis for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As MOS 
capacitors at Vov =1V, 2V and 3V. 
 
 
Figure 5.20: Wide (red) and narrow (blue) normal distribution of border 
trap density. It is noted that reduced spread of the defect distribution (blue) 
results in reduced trap density accessed at low Eox, which is an indication of 
reduced device instability.  
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For the case of Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS structure shown in 
Figure 5.21, for the no FGA sample and the FGA 450
0
C sample, flatband 
condition can be hardly reached therefore the presented C-V hysteresis is 
estimated at half the maximum capacitance (Cmax/2) and exhibit relatively 
small charge trapping as the holes cannot be accumulated at the 
In0.53Ga0.47As surface. Due to the poor electrical behaviour of HfO2/p-
In0.53Ga0.47As MOS systems, it is difficult to draw conclusion whether or not 
the FGA has any effect on charge trapping as the no FGA and FGA 450
0
C 
cannot reach flatband condition making it difficult to compare all C-V 
hysteresis under the same oxide field. For those HfO2/p-In0.53Ga0.47As 
samples where flatband capacitance can be reached (FGA 250
0
C~400
0
C) in 
the 1MHz C-V hysteresis measurement, FGA 300
0
C sample exhibits the 
most improved γ-factor thus reducing V at low Vov (see Figure 5.22 and 
Figure 5.23 omitting the no FGA and FGA 450
0
C samples).  
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Figure 5.21: (a) C-V hysteresis and (b) the corresponding charge trapping 
density as a function of overdrive voltage for Au/Ni/HfO2(8nm)/p-
In0.53Ga0.47As MOS capacitors. 
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Figure 5.22: Voltage acceleration factor for Au/Ni/HfO2(8nm)/p-
In0.53Ga0.47As MOS capacitors. 
 
 
Figure 5.23: C-V hysteresis for Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS 
capacitors at Vov =1V, 2V and 3V. 
 
b) Al2O3/In0.53Ga0.47As 
Similar to previous sections in the discussion of Al2O3/In0.53Ga0.47As, FGA 
400
0
C is omitted. C-V hysteresis and the corresponding charge trapping 
density as a function of overdrive voltage for Au/Ni gate Al2O3(8nm)/n-
In0.53Ga0.47As MOS capacitors are shown in Figure 5.24, and the extracted γ-
factors are shown in Figure 5.25. There is a slight variation of γ-factor 
throughout all FGA conditions. FGA 350
0
C sample exhibits slightly 
improved γ-factor compared to other samples. Figure 5.26 illustrates V 
extracted at Vov = 1V, 2V and 3V, showing that V is reduced after FGA at 
all temperatures at all three Vov values. Assuming γ-factors are all the same, 
FGA at all the temperatures under investigation reduce the C-V hysteresis 
and there is no significant difference in C-V hysteresis between different 
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FGA temperatures for Al2O3/n-In0.53Ga0.47As MOS structure. These 
observations suggest that the annealing is reducing the total density of border 
traps while the distribution of defect energy levels remains the same. 
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Figure 5.24: (a) C-V hysteresis and (b) the corresponding charge trapping 
density as a function of overdrive voltage for Au/Ni/Al2O3(8nm)/n-
In0.53Ga0.47As MOS capacitors. 
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Figure 5.25: Voltage acceleration factor for Au/Ni/Al2O3(8nm)/n-
In0.53Ga0.47As MOS capacitors. 
 
 
Figure 5.26: C-V hysteresis for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS 
capacitors at Vov =1V, 2V and 3V. 
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For Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As shown in Figure 5.27, the slope of 
V versus Vov is almost the same for all the FGA conditions. γ-factors are 
shown in Figure 5.28 and V extracted at Vov = 1V, 2V and 3V is shown in 
Figure 5.29, which can be representative of the trend of C-V hysteresis at all 
Vov values following all the FGA conditions due to the same γ-factors. In this 
case, neglecting FGA 400
0
C as discussed earlier, it can be concluded that 
FGA at ≥ 3500C degrade the sample behavior by significantly increasing the 
C-V hysteresis, however FGA at 250
0C doesn’t have noticeable effect on C-
V hysteresis compared to the no FGA sample and FGA 300
0
C only slightly 
increase V.  
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Figure 5.27: (a) C-V hysteresis and (b) the corresponding charge trapping 
density as a function of overdrive voltage for Au/Ni/Al2O3(8nm)/p-
In0.53Ga0.47As MOS capacitors. 
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Figure 5.28: Voltage acceleration factor for Au/Ni/Al2O3(8nm)/p-
In0.53Ga0.47As MOS capacitors. 
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Figure 5.29: C-V hysteresis for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As MOS 
capacitors at Vov =1V, 2V and 3V. 
 
To conclude the effect of FGA on C-V hysteresis (or Qtrapped), Qtrapped at Vov = 
1V is plotted as a function of FGA condition for (a) HfO2/n-In0.53Ga0.47As, 
(b) HfO2/p-In0.53Ga0.47As, (c) Al2O3/n-In0.53Ga0.47As and (d) Al2O3/p-
In0.53Ga0.47As MOS structures as shown in Figure 5.30. It is demonstrated 
that FGA 350
0
C is the most effective in reducing Qtrapped for HfO2/n-
In0.53Ga0.47As MOS system at low Vov. For HfO2/p-In0.53Ga0.47As, the no 
FGA sample cannot reach strong accumulation; therefore it is impossible to 
conclude if FGA has any effect on Qtrappped. For Al2O3/In0.53Ga0.47As MOS 
system neglecting FGA 400
0
C, for n-In0.53Ga0.47As, FGA at all the 
temperatures under investigation reduce Qtrapped compared to the no FGA 
sample and FGA ≥3500C is the most effective in reducing Qtrapped . For 
Al2O3/p-In0.53Ga0.47As, FGA at relatively low temperatures (250
0
C and 
300
0
C) almost have no effect on Qtrapped, however, FGA ≥ 350
0
C increases 
Qtrapped. 
 
In terms of the γ-factor, all the γ-factors extracted from the C-V hysteresis 
(or Qtrapped) versus Vov for both HfO2/In0.53Ga0.47As and Al2O3/In0.53Ga0.47As 
MOS capacitors under investigation is almost consistent with the reported γ-
factor (~1.5) for Al2O3/In0.53Ga0.47As transistor, ascribed to a wide energy 
distribution of border traps when compared to high-k/Si MOS devices which 
have much larger γ-factor values (i.e. γ=3 for high-k/p-Si MOS and γ=7.5 for 
high-k/n-Si MOS) [13]. 
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Figure 5.30: Qtrapped (at Vov=1V) versus FGA condition for Au/Ni gate over 
(a) HfO2(8nm)/n-In0.53Ga0.47As, (b) HfO2(8nm)/p-In0.53Ga0.47As, (c) 
Al2O3(8nm)/n-In0.53Ga0.47As and (d) Al2O3(8nm)/p-In0.53Ga0.47As MOS 
capacitors. 
 
5.4 Effect of FGA and 10% (NH4)2S on TiN/Al2O3/n-In0.53Ga0.47As 
MOS Systems 
The effect of FGA (400
0
C, 5min) and the standard pre-ALD 10% (NH4)2S 
surface passivation on the C-V hysteresis will be discussed in this section. 
The FGA at 400
0
C for 5min was performed in IMEC, and all the C-V 
hysteresis measurements presented in this section were carried out in IMEC. 
For the presented results in this section, the flatband voltage (Vfb) was 
determined by taking the 1
st
 derivative of the upward C-V where the C-V 
was swept from inversion to accumulation and finding the peak value (i.e. 
the gate voltage where the maximum value of the C-V slope occurred) [15]. 
The capacitance equivalent thickness (CET in cm) was calculated using 
equation (5.1).  
                                             CET =
3.9×ε0×Area
Cmax
                                          (5.1) 
where the capacitance at Vfb+1V was used for as the Cmax (in F), ε0 is the 
vacuum permittivity in F/cm and device area is in cm
2
.  
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The trapping density (Neff) is calculated using equation (5.2). 
                                  ∆Neff =
(3.9×ε0/CET)×∆V
q
                                             (5.2) 
where V is the C-V hysteresis in V and q is the elementary charge in C. 
 
The electric field across the oxide is estimated using equation (5.3). 
                                                Eox =
Vov
CET
                                                    (5.3) 
where Vov is the overdrive voltage and Vov = |Vmax-Vfb|. 
 
By plotting the x axis as Vov/CET, which represents the oxide field during 
the stress, the sample results can be normalized for differences in the Vfb 
value for differing surface processing and samples with and without FGA 
(400
0
C, 5min). 
 
C-V hysteresis as a function of overdrive voltage and the corresponding 
Neff as a function of oxide field for TiN/Al2O3(4nm)/n-In0.53Ga0.47As MOS 
capacitors are illustrated in Figure 5.31, showing that the 10% (NH4)2S 
surface passivation (SP) has very limited effect on the C-V hysteresis. 
However, the FGA (400
0
C, 5min) reduces the C-V hysteresis significantly. 
Figure 5.32 shows Neff (estimated at 3.5MV/cm using Figure 5.31(b)) and 
indicates that the trapping density is reduced by a factor of ~3 after the FGA 
(400
0
C, 5min). The best C-V hysteresis and trapping level is observed in the 
sample treated by both the SP and FGA (400
0
C, 5min). 
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Figure 5.31: (a) C-V hysteresis as a function of overdrive voltage (Vov) and 
(b) the corresponding trapping density (Neff) as a function of oxide field 
(Vov/CET) for TiN/Al2O3(4nm)/n-In0.53Ga0.47As MOS capacitors. 
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Figure 5.32: Neff (at 3.5MV/cm) for TiN/Al2O3(4nm)/n-In0.53Ga0.47As MOS 
capacitors. 
 
5.5 Conclusions 
In this chapter, a systematic study of the effect of FGA (5% H2 / 95% N2) at a 
series of temperatures (250
0
C, 300
0
C, 350
0
C, 400
0
C and 450
0
C) for 30min 
on the electrical characteristics is carried out on Au/Ni gate over both 
HfO2(8nm)/In0.53Ga0.47As and Al2O3(8nm)/In0.53Ga0.47As MOS capacitors. It 
is shown that the gate leakage current increases significantly for samples 
treated with FGA ≥ 4000C for all MOS structures except for Al2O3/p-
In0.53Ga0.47As structure where an increase in leakage is only observed in FGA 
400
0
C sample but not the FGA 450
0
C sample. It has been noted in the 
discussion that the Al2O3 samples (both n-In0.53Ga0.47As and p-In0.53Ga0.47As) 
treated with FGA at 400
0
C exhibit non-regular behavior therefore for Al2O3 
samples FGA 400
0
C is omitted in the discussion. 
 
Multi-frequency C-V characteristics were investigated. It is observed that for 
HfO2/n-In0.53Ga0.47As MOS structure FGA at all temperatures under study 
improve multi-frequency C-V responses in terms of accumulation frequency 
dispersion, C-V stretch-out and Dit responses in inversion. It is demonstrated 
for HfO2/n-In0.53Ga0.47As that the accumulation frequency dispersion goes 
through a valley with increasing FGA temperature where FGA at 
intermediate temperatures (300
0
C and 350
0
C) are the most effective in 
reducing accumulation frequency dispersion. For HfO2/p-In0.53Ga0.47As MOS 
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system, a significantly large level of accumulation frequency dispersion is 
observed prior to FGA. Multi-frequency C-V responses are only improved 
for FGA 250
0
C to 350
0
C and increasing FGA temperature (400
0
C and 
450
0
C) degraded frequency dispersion indicating the movement of Fermi 
level is strongly restricted. For Al2O3/n-In0.53Ga0.47As MOS system, 
accumulation frequency dispersion is observed to decrease with increasing 
FGA temperature and C-V stretch-out is also improved following the FGA. 
The best C-V characteristics are observed for the sample treated with FGA 
450
0
C, where the estimated Dit is ~ 2.19x10
11
cm
-2
eV
-1
, which is about an 
order of magnitude lower than the no FGA sample. For the case of Al2O3/p-
In0.53Ga0.47As MOS system, there is no significant improvement in the 
accumulation frequency dispersion nor the C-V stretch-out following the 
FGA. 
 
C-V hysteresis (or Qtrapped) is investigated as a function of overdrive voltage 
(Vov). The slope, referred to as the voltage acceleration factor (), is also 
analyzed. It is shown that the -factor for HfO2/n-In0.53Ga0.47As treated with 
FGA 300
0
C and 350
0
C are slightly improved when compared with other 
FGA conditions, resulting in reduced Qtrapped at low Vov (e.g. Vov = 1V). The 
increase in -factor indicates that the corresponding FGA condition reduces 
the spread of the border trap defect energy levels, i.e. passivate the most 
extreme defect configurations. For the case of HfO2/p-In0.53Ga0.47As, the 
sample prior to FGA have shown that the flatband cannot be reached 
therefore it is impossible to conclude if FGA has any effect on charge 
trapping. For Al2O3 samples, -factor changes slightly over different FGA 
conditions for both n-In0.53Ga0.47As and p-In0.53Ga0.47As samples therefore it 
is assumed that -factor remains constant. This indicates that FGA does not 
change the distribution of oxide traps. It is demonstrated that FGA at all 
temperature reduce Qtrapped for Al2O3/n-In0.53Ga0.47As and for the case of 
Al2O3/p-In0.53Ga0.47As, FGA at 250
0
C and 300
0
C have negligible effect on 
Qtrapped, however, FGA ≥ 350
0
C increases Qtrapped. 
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Another study based on the effect of both FGA (at 400
0
C for 5min) and the 
optimized 10% (NH4)2S surface passivation on C-V hysteresis for 
TiN/Al2O3(4nm)/n-In0.53Ga0.47As MOS capacitor is also performed. It has 
been shown that the (NH4)2S surface passivation has very limited effect on 
the C-V hysteresis and the FGA (400
0
C, 5min) reduces the C-V hysteresis 
significantly. The most reduced C-V hysteresis is observed in the sample 
treated with both FGA (400
0
C, 5min) and the 10% (NH4)2S surface 
passivation.  
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Chapter 6: A Combined Capacitance-Voltage and 
Hard X-ray Photoelectron Spectroscopy 
Characterization of Metal/Al2O3/In0.53Ga0.47As 
MOS Structures 
 
 
 
 
6.1 Introduction 
As is evident from previous chapters in the thesis, electrically active interface 
states are present at the oxide/III-V interface which can restrict efficient III–
V surface Fermi level movement. From chapters considering the case of the 
high-k/III-V MOS system, there is a wide range of interface state 
concentrations (interface state density distribution as a function of energy in 
the III–V bandgap, i.e. Dit(E)) reported for nominally similar structures [1-5]. 
One of the main issues associated with the accurate extraction of Dit(E) for 
the high-k/III–V MOS system is the question of how each gate voltage (Vg) 
is related to the corresponding surface Fermi level position (Ef) relative to the 
valence band edge (Ev). For a Dit(E), which changes density exponentially 
with Ef-Ev, this is clearly a potential source of error and variation between 
research groups. Moreover, the relationship of Ef-Ev to Vg is further 
complicated in the case of high Dit and for MOS systems where the 
semiconductor has a low conduction band density of states as in the case of 
In0.53Ga0.47As. This combined effect results in difficulty with the accurate 
extraction of the oxide capacitance, which is required when relating Vg to a 
corresponding Ef-Ev. The objective of the studies reported in this chapter of 
the PhD are focussed on a route to provide more certainty on Dit(E) 
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extractions and also bridge the gap between interface chemistry and electrical 
properties at a buried interface. 
 
In this chapter, a combined C-V and hard x-ray photoelectron spectroscopy 
(HAXPES) study in MOS capacitors fabricated using both high (Ni 5.01eV) 
and low (Al 4.08eV) work function metal gates [6] on ALD deposited Al2O3 
on In0.53Ga0.47As is investigated. The main objective of this study is to 
compare the surface Fermi level positions (at room temperature) analyzed by 
C-V characteristics at zero gate bias (Vg=0V) and HAXPES measurements 
without applying a gate bias, and furthermore, to investigate the Fermi level 
movement at the Al2O3/In0.53Ga0.47As interface and the change in potential 
drop across the dielectric layer, resulting from the deposition of metals with 
different work functions. Experimental details and theories of determination 
of Ef-Ev using C-V and HAXPES techniques will be discussed in section 6.2. 
Results and analysis will be presented in section 6.3 and conclusion of this 
work is in section 6.4. 
 
As the use of combined C-V and HAXPES measurements to determine 
surface potentials is a new area of research, the initial study was performed 
on MOS structures formed on thermally oxidized silicon, to provide a 
baseline for a system which is relatively well understood. Following this 
initial study, the combined technique was applied to the case of the GaAs 
MOS system, which is known to exhibit very high densities of interface 
states, and for oxides formed by ALD, the surface Fermi Level is typically 
pinned [7]. These two system represented cases of low (SiO2/Si) and high 
(Al2O3/GaAs) interface state density values and were the basis for the study 
of the In0.53Ga0.47As MOS structures reported in this chapter. These results 
were published in [8] for the SiO2 MOS system and [9] for the Al2O3/GaAs 
system, and the papers are included in Appendix VI. 
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6.2 Experiments and Theories 
6.2.1 Experimental Samples 
The samples studied in this work were heavily n-doped (S at 2x10
18
cm
-3
) and 
heavily p-doped (Zn at 2x10
18
cm
-3
) InP(100) substrates with 2μm n-type (S 
at 4x10
17
cm
-3
) and p-type (Zn at 4x10
17
cm
-3
) In0.53Ga0.47As epitaxial layers, 
respectively, grown by metal organic vapour phase epitaxy (MOVPE). The 
In0.53Ga0.47As surfaces were immersed in a (NH4)2S solution (10% in 
deionized H2O) for 20min at room temperature (295K) prior to ALD. 
Samples were then introduced to the ALD chamber load lock after the 
removal from the 10% (NH4)2S surface passivation solution within 3min 
[10]. The Al2O3 dielectric layer, which had a nominal thickness of 8nm, was 
deposited by ALD at 300
0
C using trimethylaluminum (TMA) Al(CH3)3 and 
H2O as precursors. 
 
For C-V analysis, either Al(160nm) or Ni(70nm)/Au(90nm) were used as the 
metal gate electrodes, which were formed by electron beam evaporation and 
a lift-off process. For HAXPES analysis, one n-type and one p-type 
Al2O3/In0.53Ga0.47As sample were left without a metal gate. The other 
HAXPES samples were capped with either Al(5nm) or Ni(5nm) blanket 
films formed by electron beam evaporation. The full sample details are in 
Table 6.1. 
 
Table 6.1 Sample details for combined C-V and HAXPES study 
Sample oxide metal 
n- & p-In0.53Ga0.47As (C-V) Al2O3 (8nm) Al (160nm) 
n- & p-In0.53Ga0.47As (C-V) Al2O3 (8nm) Ni/Au (70nm/90nm) 
n- & p-In0.53Ga0.47As (HAXPES) Al2O3 (8nm) Al (5nm) 
n- & p-In0.53Ga0.47As (HAXPES) Al2O3 (8nm) Ni (5nm) 
n- & p-In0.53Ga0.47As (HAXPES) Al2O3 (8nm) no metal 
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6.2.2 Theories of C-V and HAXPES in Determining Fermi Level 
Position 
C-V analysis 
The C-V measurements were recorded using a C-V enabled B1500a 
semiconductor analyzer following an open correction and performed in a 
probe station in a dry air, dark environment. The C-V characteristics 
measured at both room temperature and -50
0
C were compared in order to 
rule out the possible contribution of an interface state capacitance to the 
overall measured capacitance of the MOS capacitors at room temperature. 
The oxide capacitance and flatband capacitance used for C-V analysis are 
calculated using a dielectric constant value of 8.6 for Al2O3 [11] and accurate 
oxide thicknesses were obtained from high-resolution cross-sectional 
transmission electron microscopy (HR-TEM). On the premise that a true high 
frequency C-V can be obtained, interface state capacitance associated 
capacitance (Cit) is taken out from the equivalent circuit of MOS capacitor 
with interface states. The differential capacitance (Cs) of In0.53Ga0.47As can 
be determined using the measured capacitance (Cm) and oxide capacitance 
(Cox) (equation (6.1)). With known Cs, the surface potential (s) is 
determined (equation (6.2)) and so is the Fermi level position at the 
Al2O3/In0.53Ga0.47As interface (equation (6.3)). 
                                              
1
Cs
=
1
Cm
−
1
Cox
                                                (6.1) 
                                              |Ѱs| =
qNdopingw
2
2εsε0
                                         (6.2) 
where w is the depletion layer width (w=εsε0/Cs) and εs is the relative 
permittivity of In0.53Ga0.47As. 
For n-type in depletion, Ef − EV = (Ei − EV) + |ΦB| − |Ѱs|                 (6.3a) 
For p-type in depletion, Ef − EV = (Ei − EV) − |ΦB| + |Ѱs|                 (6.3b) 
 
HAXPES technique 
HAXPES is emerging as a technique that has the capability of providing 
chemical and electronic information on much larger depth scales than 
conventional x-ray photoelectron spectroscopy [8, 9, 12, 13]. HAXPES 
measurements discussed in this thesis were carried out on the X24A 
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beamline at the National Synchrotron Light Source (NSLS) at Brookhaven 
National laboratory (BNL). A double Si (111) crystal monochromator 
allowed for photon energy selection in the range of 2.1–5.0keV. An electron 
energy analyzer was operated at a pass energy of 200eV giving an overall 
instrumental energy resolution of ~0.52eV at the photon energy of 4150eV. 
Samples were fixed on a grounded Al sample holder with stainless steel 
clips, which connected the front of the samples to the sample holder. In order 
to ensure correct energy calibration throughout the experiment, metallic Ni 
Fermi edge reference spectra were acquired immediately before and after the 
acquisition of the Al2O3 and In0.53Ga0.47As substrate core level peaks. The 
resultant error associated with this photon energy correction procedure is 
estimated to be no more than ±50meV.  
 
The calculated depletion region width for the 4x10
17
cm
-3 
doped In0.53Ga0.47As 
substrate is 51nm and the total sampling depth of the HAXPES 
measurements for the metal capped samples is estimated to be ~23nm at 
4150eV [14] for the substrate Ga 2p and As 2p which have kinetic energies 
of 3033eV and 2827eV, respectively [15]. This means that for a 5nm thick 
metal capping layer and an 8nm Al2O3 layer, the sampling depth (𝜆) into the 
In0.53Ga0.47As is ~10nm (see Figure 6.1). Therefore, the acquired peaks 
directly reflect the binding energy (BE) of the core levels with respect to the 
Fermi level near the top of the depletion region adjacent to the dielectric 
interface. As the energy difference between the core level and the valence 
band edge is a constant (see Figure 6.1), any observed shift in BE equals the 
shift in the Fermi level position in the bandgap near the oxide/semiconductor 
interface. All core level peaks were curve fitted in order to increase the 
accuracy of locating the peak centre positions. 
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Figure 6.1: Illustration of HAXPES concept. The difference between core 
level energy and valence band edge is a constant. Therefore the shift in BE 
equals to the movement of Fermi level position near the oxide/semiconductor 
interface. 
 
6.3 Determination of Fermi Level Position Based on Combined 
C-V and HAXPES Analysis 
The C-V characteristics at 1MHz and 295K for Al(160nm) or 
Au(90nm)/Ni(70nm) metal gate MOS capacitors are shown in Figures 6.2(a) 
and 6.2(b) for Al2O3/n-In0.53Ga047As and Al2O3/p-In0.53Ga047As, respectively. 
If interface states can respond at these measurement conditions, the measured 
capacitance (Cm) will have a contribution from interface states (Cit), which is 
frequency and temperature dependent, and can be suppressed at a higher 
frequency and/or lower temperature [16-18]. This will especially affect the 
C-V responses in terms of frequency dispersion in the accumulation region at 
different temperatures. Therefore, a significantly lower level of accumulation 
frequency dispersion and a decrease in the 1MHz Cm are expected at a lower 
temperature when compared to the measurements at room temperature. It is 
believed that a true high frequency C-V is achieved at 1MHz and room 
temperature as the multi-frequency (1kHz to 1MHz) and 1MHz C-V 
measured at room temperature have very similar characteristics when 
compared to the C-V measured at -50
0
C for the Al2O3/In0.53Ga0.47As MOS 
capacitors under investigation. Based on this observation we take the 1MHz 
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room temperature response to be an accurate representation of a high 
frequency C-V for the In0.53Ga0.47As structures examined in this study. 
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Figure 6.2: C-V responses at 1MHz and 295K for Al gate and Au/Ni gate 
over (a) Al2O3/n-In0.53Ga0.47As and (b) Al2O3/p-In0.53Ga0.47As MOS 
capacitors. 
 
As observed in the TEM images in Figure 6.3, a thicker Al2O3 film is formed 
under the Al gate due to a more reactive Al/Al2O3 interface compared to a 
non-reactive Ni/Al2O3 interface. This is consistent with the lower oxide 
capacitance and thus the lower measured capacitance in accumulation for the 
Al gate samples as observed in Figures 6.2(a) and 6.2(b). Using the oxide 
thickness measured by HR-TEM in Figure 6.3, the oxide capacitance (Cox) is 
calculated and used to determine the flatband capacitance (Cfb). Furthermore, 
the calculated Cfb can be used to determine the region of operation of the 
MOS capacitor and to establish if at Vg=0V, the surface Fermi level position 
can be determined using the depletion capacitance. From the C-V for n-
In0.53Ga0.47As in Figure 6.2(a), the measured capacitance for the Ni gate 
sample is below the calculated Cfb (~0.00734F/m
2
) and is thus operating in 
depletion at Vg=0V. The corresponding In0.53Ga0.47As depletion capacitance 
(Cs) can be calculated using the measured capacitance Cm (Cit=0) and an 
oxide capacitance value of 1.27x10
-6
F/cm
2
. The Cs value can be used to 
calculate the surface Fermi level position with respect to valence band 
maximum (VBM) energy level (see section 6.2) and for Ni gate n-
In0.53Ga0.47As yielding a value of ~0.71eV above VBM.  
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Figure 6.3: Transmission electron microscopy images of the MOS capacitors 
under investigation. Note that there is no clear evidence of In0.53Ga0.47As 
native oxides at the Al2O3/In0.53Ga0.47As interface, which is consistent with 
the (NH4)2S treatment prior to the ALD process [10] and the reported “self-
cleaning” process of ALD of Al2O3 [19, 20]. 
 
For the Al gate n-In0.53Ga0.47As sample shown in Figure 6.2(a), the Cm at 
Vg=0V approximately equals the Cfb value (~0.00617F/m
2
), which indicates 
that the sample is near the flatband condition and its surface potential is 
approximately zero at Vg=0V. Thus the Fermi level position for this sample 
is ~0.76eV above the VBM at the flatband condition for Al gate n-type 
In0.53Ga0.47As. From the C-V for Ni gate and Al gate over p-In0.53Ga0.47As 
shown in Figure 6.2(b), both samples are operating in depletion region at 
Vg=0V. Using the same method of surface Fermi level calculation for Ni gate 
over n-In0.53Ga0.47As (Figure 6.2(a)), the Fermi level is determined to be 
~0.55eV and ~0.73eV above VBM with Ni and Al gates, respectively.  
 
Figure 6.4 shows the HAXPES As 2p core levels acquired at 4150eV photon 
energy for both n- and p-In0.53Ga0.47As with an Al2O3 dielectric layer with 
and without the presence of the metal gate. For the unmetallised samples, the 
binding energy position for the p-In0.53Ga0.47As peaks was found to be 
~0.28eV lower than the n-In0.53Ga0.47As substrate consistent with the p-type 
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sample Fermi level residing closer to the VBM. The difference is however 
less than the expected difference of 0.68eV, which is calculated from the 
difference in Fermi level position for n- and p-In0.53Ga0.47As for a doping 
level of 4x10
17
cm
-3
 [16, 17], indicating that there is band bending present at 
the Al2O3/In0.53Ga0.47As interface prior to metal contact. 
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Figure 6.4: Normalised and fitted As 2p core level spectra acquired at a 
photon energy of 4150eV for the uncapped Al2O3/In0.53Ga0.47As (black), 
Ni(5nm) capped (red), and Al(5nm) capped (blue) Al2O3/In0.53Ga0.47As 
samples, showing the shifts in the core level BE after metal for (a) n-
In0.53Ga0.47As, and (b) p-In0.53Ga0.47As  substrates. The energy separation 
between the n- and p-In0.53Ga0.47As without metal gates is 0.28eV. The 
biggest BE shift occurs in the p-In0.53Ga0.47As sample with an Al gate. This is 
consistent with lower Dit distribution in the upper bandgap which allows for 
a more efficient Fermi level movement. 
 
In order to establish the absolute position of the Fermi level in the bandgap 
with respect to the valence band edge, valence band spectra were acquired at 
the same photon energy for the unmetallized Al2O3/n-In0.53Ga0.47As sample. 
An extrapolation of the In0.53Ga0.47As valence band to a zero signal intensity 
yields the approximate position of the valence band edge [21]. Although 
more accurate methods have been recently employed [9, 22], this method is 
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sufficient to provide an accuracy of approximately 0.1eV in these studies. 
Reference spectra of the nickel metallic edge were subsequently acquired in 
order to establish the Fermi level position. The value of Ef-Ev is thus 
determined for the Al2O3/n-In0.53Ga0.47As sample with no metal gate. On the 
same sample, the As 2p spectra are recorded (see Figure 6.4). These 
measurements provide the necessary reference for all the other samples to 
allow the value of Ef-Ev to be evaluated. The energy separation between the 
core level and the In0.53Ga0.47As valence band maxima is a constant; 
therefore, any changes in the As 2p spectra in Figure 6.4 are a consequence 
of changes in Ef-Ev. From the valence band spectra of the uncapped Al2O3/n-
In0.53Ga0.47As sample (not shown), the Fermi level is 0.67eV above the VBM 
and the equivalent measurement for the p-type Fermi level position is 0.39eV 
above the VBM. Therefore, the Fermi level is ~0.09eV below flatband 
position for n-In0.53Ga0.47As and is ~0.31eV above flatband position (i.e., 
near mid-gap) for the p-In0.53Ga0.47As, indicating that the n-In0.53Ga0.47As 
surface is slightly depleted and the p-In0.53Ga0.47As surface is strongly 
depleted. 
 
Figures 6.5(a) and 6.5(b) schematically illustrates the band bending occurring 
for the unmetallised samples and the respective Fermi level positions (Ef) 
determined by HAXPES. The depletion of both the n- and p-type surface 
cannot be explained by one net oxide charge type. Therefore, the band 
bending occurring at the In0.53Ga0.47As surface in the absence of metal gates 
is attributed to a combination of fixed charge in the Al2O3 layer and the 
interface states with energy levels within the In0.53Ga0.47As bandgap, which 
deplete both the n-type and p-type surface. Based on the work by Long et al 
[23] the fixed oxide charge in ALD deposited Al2O3 is comprised of negative 
interface fixed charge that exists near the Al2O3/In0.53Ga0.47As interface and 
positive fixed charge distributed through the bulk of Al2O3. For a relatively 
thin oxide of 8nm, the net fixed oxide charge (Qf) could be negative as 
discussed in [23]. In addition, Ref [1, 23, 24] have reported the evidence that 
the net interface states type for Al2O3 on In0.53Ga0.47As is donor type (+/0). If 
this is the case, for an n-type sample at flatband where the Ef is close to 
conduction band edge and the interface state energy levels in the bandgap are 
131 
 
occupied, the interface defects (Qit) are neutral. The combination of negative 
fixed charge Qf and neutral Qit is a negative charge, which slightly depletes 
the n-type surface as shown in Figure 6.5(a). For a p-type sample at flatband 
where Ef is close to valence band edge, the donor-type interface defects have 
a net associated positive charge as their energy levels in the bandgap are 
empty. The positively charged interface states plus the negatively charged Qf 
can result in the depletion of p-type surface as shown in Figure 6.5(b) if 
|Qit|>|Qf|. Confirming the sign of Qf and Qit requires an Al2O3 thickness series 
as described in [23], which is beyond the scope of this work. 
 
 
Figure 6.5: Band diagrams of (a) unmetallized Al2O3/n-In0.53Ga0.47As, (b) 
unmetallized Al2O3/p-In0.53Ga0.47As, (c) Al2O3/n-In0.53Ga0.47As following Al 
deposition, (d) Al2O3/p-In0.53Ga0.47As following Al deposition, (e) Al2O3/n-
In0.53Ga0.47As following Ni deposition, and (f) Al2O3/p-In0.53Ga0.47As 
following Ni deposition MOS capacitors. The band bending occurring in the 
absence of a metal contact shown in (a) and (b) is due to a combined effect of 
fixed oxide charges and interface states. Ef represents the Fermi level 
position, Ec represents the conduction band edge, Ev represents the valance 
band edge and Ei represents the In0.53Ga0.47As intrinsic Fermi level. The 
surface Ef-Ev values shown in this figure are determined from HAXPES. 
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In order to determine whether the band bending displayed at the interface 
reflects Fermi level pinning, both high (Ni) and low (Al) work function 
metals of 5nm in thickness were deposited on the dielectric. By ensuring 
electrical contact between the metal overlayer and the In0.53Ga0.47As 
substrate, Fermi level equalisation across the MOS structure resulting from 
the differences in work functions occurs. If the Fermi level at the 
Al2O3/In0.53Ga0.47As interface is free to move, it would be expected to align 
with the metal Fermi level, resulting in an increase in BE with the low work 
function Al contact and a reduction in BE with the high work function Ni 
contact for both the n- and p-In0.53Ga0.47As. HAXPES measurements in 
Figure 6.4 show that, for the p-In0.53Ga0.47As sample, the core level peaks 
shifts by 0.21eV, and for the n-In0.53Ga0.47As sample, the peaks shifts by 
0.02eV, both to higher BE, following the deposition of Al contact. Following 
the deposition of Ni contact, the peak positions shift 0.11eV for n-
In0.53Ga0.47As and 0.03eV for p-In0.53Ga0.47As to lower BE. The directions of 
all the BE shifts observed in the HAXPES spectra are consistent with the 
differences in the Fermi level positions for the In0.53Ga0.47As substrates and 
metals. It should be noted that the small shifts of 0.02eV and 0.03eV, 
measured for the Al on n-In0.53Ga0.47As and Ni on p-In0.53Ga0.47As 
respectively, are within the experimental error (±50meV) of this technique; 
therefore, these shifts are almost negligible. The changes in In0.53Ga0.47As 
surface Fermi level when the metal contacts are present can be visualized 
using the schematic band diagrams and the Fermi levels presented in Figures 
6.5(c)~(f). The corresponding Fermi level positions in the In0.53Ga0.47As 
bandgap following either Al or Ni deposition are calculated from the 
HAXPES to be 0.69eV above VBM for the Al gate, and 0.56eV above VBM 
for Ni gate, over n-In0.53Ga0.47As. Both of these Fermi level positions are in 
general agreement with the C-V measurements at Vg=0V shown in Figure 
6.2(a) where the sample is in the near flatband condition for the Al gate and 
in depletion for the Ni gate. For the HAXPES p-In0.53Ga0.47As samples, the 
Fermi levels are determined to be 0.6eV above VBM with the Al gate and 
0.36eV above VBM with the Ni gate, which are consistent with the C-V 
measurements at Vg=0V in Figure 6.2(b) where both the samples are in 
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depletion with the Al gate sample being more depleted (near inversion) than 
the Ni gate sample.  
 
In the HAXPES measurements, any large degree of band bending at the 
Al2O3/In0.53Ga0.47As interface may lead to an error in the surface Fermi level 
measurement, as HAXPES has a sampling depth into the substrate of ~10nm 
so the Fermi level is being measured up to 10 nm below its surface position. 
In order to assess the magnitude of this error in determining the Fermi level 
position from the HAXPES measurement, a simulation of the band bending 
for 4x10
17
cm
-3
 doped p-In0.53Ga0.47As resulting from a 0.31eV surface 
potential was performed by numerically solving Poisson’s equation.  
 
The resulting band bending diagram (not shown) indicates that for a 
sampling depth into the In0.53Ga0.47As substrate of ~10nm, the error in 
determining the VBM position is a maximum of 0.1eV. However, due to the 
exponential fall off in the weighting of the photoemitted electron 
contribution with depth, the actual error will be less than this value. This 
error can thus be taken into account when comparing the results of the 
approximate Fermi level position of each sample in the In0.53Ga0.47As 
bandgap. A comparison between the Fermi level positions at the 
Al2O3/In0.53Ga0.47As interface derived from C-V analysis at Vg=0V and the 
HAXPES measurements shown in Table 6.2 displays a reasonable agreement 
is achieved between the two techniques. The difference between the Fermi 
level position of Al and Ni obtained from C-V analysis are also consistent 
with that determined by HAXPES measurements. The difference between the 
C-V and HAXPES values for Ef-Ev are in the range of 0.1~0.2eV. This is 
comparable to the results obtained in the case of the Al2O3/GaAs MOS 
system [9], but in the case of the In0.53Ga0.47As, this error represents a larger 
percentage of the semiconductor energy gap. 
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Table 6.2 Surface Fermi level positions obtained from C-V analysis at 
Vg=0V and HAXPES measurements for uncapped, Al gate and Ni gate 
Al2O3/In0.53Ga0.47As samples 
 
Sample 
Ef –Ev 
(uncapped) 
Ef- Ev 
(Al gate) 
Ef –Ev 
(Ni gate) 
ΔEf 
(Al-Ni shift) 
n-type (C-V) N/a 0.76eV 0.71eV 0.05eV 
n-type (HAXPES) 0.57→0.67eV 0.59→0.69eV 0.46→0.56eV 0.03→0.23eV 
p-type  (C-V) N/a 0.73eV 0.55eV 0.18eV 
p-type  (HAXPES) 0.39→0.49eV 0.6→0.7eV 0.36→0.46eV 0.14→0.34eV 
 
Further insight into the Al2O3/In0.53Ga0.47As interface properties can be 
obtained from the HAXPES measurements in relation to the extent of the 
Fermi level movements at In0.53Ga0.47As surface when a metal layer is 
deposited. Following the deposition of the Al gate, the surface Fermi level 
position of n-In0.53Ga0.47As moves towards the conduction band edge. For the 
p-In0.53Ga0.47As following Al deposition, the Fermi level moves towards 
conduction band edge residing slightly below the conduction band minimum. 
These experimental observations confirm the ability of the Fermi level in the 
In0.53Ga0.47As bandgap to move towards the conduction band edge attempting 
to align with the Al Fermi level (see Figure 6.5). The fact that the surface 
Fermi level does not move significantly into the low density of states 
In0.53Ga0.47As conduction band is also consistent with the reported high 
interface state density located within the In0.53Ga0.47As conduction band 
where the Fermi level can be strongly pinned at energies above Ec [2, 25]. 
When the Ni gate is in contact, the In0.53Ga0.47As Fermi level movement is 
more restricted. The inability to move the n-In0.53Ga0.47As Fermi level to the 
lower bandgap and the slight Fermi level movement of only 0.03eV towards 
VBM for the p-In0.53Ga0.47As suggest a peak Dit distribution (see Figure 6.6 
[5]) where the density increases in the lower half of the bandgap, consistent 
with previous publications [26-28]. 
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Figure 6.6: Dit(E) for Al2O3/In0.53Ga0.47As MOS transistor. Source of Figure 
6.6: V. Djara et al [5].  
  
Fermi level alignment between the metal and the In0.53Ga0.47As is achieved 
by not only the movement of In0.53Ga0.47As Fermi level but also a change in 
the potential drop across the oxide layer. The change in the oxide potential 
following metal deposition will result in a binding energy shift of the 
associated Al 1s dielectric core levels, and the total potential drop across the 
oxide will result in an energy broadening of the peak [8, 9, 12]. Note that the 
shift resulting from Fermi level movement in the bulk In0.53Ga0.47As is also 
present in the oxide core level, so any shift in the oxide peaks is a 
combination of the In0.53Ga0.47As Fermi level movement and the change in 
the potential difference across the oxide. Based on the difference in metal 
and In0.53Ga0.47As Fermi levels, the change in the Al 1s oxide binding 
energies would be expected to be more apparent in the p-type sample than in 
the n-type with Al as the metal gate, and more apparent in the n-type sample 
than in the p-type with Ni as metal gate. Figure 6.7 shows the changes in 
binding energy of the Al 1s oxide peak (at 1562eV) for the n- and p-
In0.53Ga0.47As substrate resulting from metal deposition.  
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Figure 6.7: Al 1s spectra showing BE shift due to the changes in the potential 
across the Al2O3 layer caused by different work function metals and also the 
Fermi level movement in the In0.53Ga0.47As for (a) n-In0.53Ga0.47As and (b) p-
In0.53Ga0.47As. The presence of a metallic Al 1s signal at ~1559.5eV binding 
energy originates from the metal cap. 
 
For n-In0.53Ga0.47As, the deposition of the low work function Al only results 
in a small increase in the Al 1s peak binding energy in the Al2O3 (~0.18eV), 
while for the p-In0.53Ga0.47As the deposition of Al results in a more 
significant increase in the binding energy (~0.36eV) reflecting the larger 
Fermi level difference between p-In0.53Ga0.47As and Al gate. For n-
In0.53Ga0.47As, the deposition of Ni results in a decrease in the Al 1s peak 
binding energy (~0.43eV), while for the p-In0.53Ga0.47As the deposition of 
high work function Ni results in a lower decrease in the binding energy 
(~0.3eV), consistent with the larger Fermi level difference between n-
In0.53Ga0.47As and Ni compared to the case of p-In0.53Ga0.47As. All of these 
changes are consistent with the expected shifts and polarity of the band 
bending in the dielectric layer caused by the low and high work function 
metals. 
 
The Al 1s peak widths for the metal capped samples broaden when compared 
to the samples without metal gates reflecting the gradient in the potential 
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across the dielectric layer. The change in the Al 1s binding energy of 0.18eV 
measured for the Al gate on n-type In0.53Ga0.47As sample results in 
broadening of 0.09eV (compared to the no metal gate sample) while a full 
width half maximum (FWHM) increase of 0.62eV is measured for Ni on n-
type In0.53Ga0.47As sample. This infers a larger potential drop across the 
Al2O3 layer for the Ni n-type compared to the Al n-type samples. In the case 
of the p-type sample, a negligible difference in FWHM was measured for the 
Al contact, but a 0.46eV FWHM increase was found for the Ni capped 
sample, indicating a larger potential drop across the Al2O3 layer for the Ni 
capped p-type sample. 
 
6.4 Conclusions 
In summary, C-V analysis and HAXPES measurements have been made on 
metal/Al2O3/In0.53Ga0.47As MOS capacitors with both high (Ni) and low (Al) 
work function metal gates. The HAXPES measurements reveal the presence 
of band bending prior to metal deposition, resulting from a combination of 
fixed oxide charges and possible donor-type interface states. Following the 
deposition of metal, the substrate core level BE shift in the expected 
directions. A reasonable agreement in Fermi level positions for the 
In0.53Ga0.47As MOS structures is obtained between C-V analysis and 
HAXPES measurements at zero gate bias. This combined C-V and HAXPES 
study provides more certainty on Dit(E) extractions and also helps to bridge 
the gap between interface chemistry and electrical properties at a buried 
interface. The results point to a restricted Fermi level movement due to 
Al2O3/In0.53Ga0.47As interface states and also suggest a higher interface state 
density in the lower half of the bandgap. There is a shift in binding energy of 
the oxide core levels following metal deposition, which is caused by the 
In0.53Ga0.47As surface Fermi level movement and a change in the potential 
drop across the Al2O3 layer, and the shifts are in the expected directions. The 
broadening of the oxide peak widths indicates a higher potential drop across 
the Al2O3 layer with Ni gate than that with Al gate. 
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Chapter 7: Conclusions and Future Outlook 
 
 
 
 
7.1 Conclusions of Work Presented in Thesis 
The primary aim of this thesis was to examine electrically active defects in 
the metal/high-k/In0.53Ga0.47As MOS systems. The study was focused on the 
characteristics of border traps which are located in the interfacial transition 
layer between the high-k oxide the crystalline In0.53Ga0.47As and now 
represent one of the main challenges for the development of the high-
k/In0.53Ga0.47As gate stacks, and furthermore, to investigate possible 
passivation methods to resolve the reliability issues caused by border traps. 
The study of border traps (or charge trapping) was carried out using C-V 
hysteresis measurements in either HfO2/In0.53Ga0.47As or Al2O3/In0.53Ga0.47As 
MOS capacitors with various metal gate electrodes, where the high-k oxides 
were deposited using ALD. 
 
The charge trapping behavior is observed to be predominantly a reversible 
process (or a temporary trapping process) and the density of trapped charge 
estimated from C-V hysteresis window can be comparable to, or even greater 
than the typical high-k/In0.53Ga0.47As interface state density, highlighting the 
importance of C-V hysteresis in the high-k/In0.53Ga0.47As MOS system. It is 
also observed that the p-type In0.53Ga0.47As MOS samples exhibit a larger C-
V hysteresis and permanent charge trapping than their n-type In0.53Ga0.47As 
counterparts, possibly resulting from a higher density of border traps with 
energy levels aligned with the valence band edge than that with the 
conduction band edge and/or a higher barrier height for the trapped holes to 
be removed from the trapping sites than the case of trapped electrons.  
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Based on TEM analysis, it is observed that the use of an Al gate in 
HfO2/In0.53Ga0.47As samples results in the formation of an Al2O3 layer at the 
top Al/HfO2 interface which has a “scavenging” effect on the interfacial 
transition layer between the HfO2 and the In0.53Ga0.47As surface. This results 
in a significant reduction in C-V hysteresis and charge trapping when 
compared to a Pt gate HfO2/In0.53Ga0.47As sample, in which ~1nm of 
interface oxide is observed in areas with and without metallization. In 
addition, Al2O3/In0.53Ga0.47As MOS systems, which have no detectable 
interface oxide due to the reported “self-cleaning” effect of Al2O3 by ALD, 
exhibit a relatively low level of C-V hysteresis compared to 
HfO2/In0.53Ga0.47As MOS systems. These experimental observations indicate 
that the charge trapping is predominately taking place near/at the interfacial 
transition region between the high-k oxide and the In0.53Ga0.47As substrate, 
which can contain native oxides of In, Ga and As. 
  
Based on an oxide thickness series, it is demonstrated that the C-V hysteresis 
increases linearly with the increasing high-k oxide thickness for both 
HfO2/In0.53Ga0.47As and Al2O3/In0.53Ga0.47As MOS systems, with the 
corresponding trapped charge density (Qtrapped) being a constant value over 
all the oxide thicknesses. This result indicates that the trapped charge is 
predominately localized as a sheet/line charge (in cm
-2
) near/at the high-
k/In0.53Ga0.47As interface and is not distributed throughout the high-k oxide 
(in cm
-3
). All the experimental results presented in this work identify the 
origin of C-V hysteresis and charge trapping is in the interfacial transition 
layer between the high-k oxide and the In0.53Ga0.47As, and thus the 
engineering of this very interface is the key to reducing C-V hysteresis and 
reduce device instability in the high-k/In0.53Ga0.47As based MOS devices. 
 
The kinetics of charge trapping was explored through C-V hysteresis with a 
varying stress time (or hold time) at Vmax in accumulation. It is observed in 
Al/Al2O3(8nm)/In0.53Ga0.47As MOS structures that the C-V hysteresis 
increases with a power law dependence with the stress time (up to 2000s) and 
the charge trapping efficiency decreases with a power law dependence with 
the increasing injected charge density. Similar measurements were performed 
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for Pd/HfO2(15nm)/In0.53Ga0.47As MOS structure with a much longer stress 
time applied. Due to a large C-V hysteresis with tstress=0 (i.e. V0) for 
HfO2/In0.53Ga0.47As, ΔV–ΔV0 is plotted as a function of tstress. It is observed 
that ΔV – ΔV0 increases with a power law dependence on stress time at Vmax 
at the initial stage of stressing and approaches to a plateau at sufficiently long 
stress times, implying that the filling of almost all the trapping states energy 
levels is achieved, and additional new border traps were not being created 
using the stressing time and electric fields explored in the thesis. In addition, 
a larger Vmax used in C-V hysteresis results in a higher level of charge 
trapping due to additional border traps being accessed at a higher oxide field 
induced by the larger Vmax, and because the Fermi level is at a higher energy 
above the In0.53Ga0.47As conduction band edge. Moreover, measurements 
were performed to analyze charge trapping relaxation. It is demonstrated that 
a significant portion of trapped charge is removed from the trapping sites 
within ~4s after the stress gate voltage is removed in high-k/In0.53Ga0.47As 
MOS systems. The relaxation process for high-k/In0.53Ga0.47As is found to be 
much faster than that for high-k/Si MOS devices. 
 
In this thesis, a systematic study of the effect of forming gas annealing (5% 
H2 / 95% N2) at a series of temperatures (250
0
C, 300
0
C, 350
0
C, 400
0
C and 
450
0
C) for 30min on the electrical characteristics was performed on Au/Ni 
gate contacts over both HfO2(8nm)/In0.53Ga0.47As and 
Al2O3(8nm)/In0.53Ga0.47As MOS capacitors. It is observed that for HfO2/n-
In0.53Ga0.47As MOS system that FGA at all temperatures under investigation 
improved the multi-frequency C-V responses in terms of accumulation 
frequency dispersion, C-V stretch-out and Dit responses in the nominal 
inversion region. The accumulation frequency dispersion goes through a 
minimum with increasing FGA temperature for the HfO2/n-In0.53Ga0.47As 
MOS system. For HfO2/p-In0.53Ga0.47As MOS structures, multi-frequency C-
V responses are only improved for FGA 250
0
C to 350
0
C and increasing FGA 
temperature (≥4000C) increases the accumulation frequency dispersion. For 
Al2O3/n-In0.53Ga0.47As MOS capacitors, accumulation frequency dispersion 
decreases with increasing FGA temperature and C-V stretch-out is also 
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improved following the FGA. The most enhanced C-V characteristics are 
observed for the sample treated with FGA 450
0
C, where the estimated Dit is 
~2.19x10
11
cm
-2
eV
-1
 near the conduction band edge, which is about an order 
of magnitude lower than the Al2O3/n-In0.53Ga0.47As sample with no FGA. For 
the case of Al2O3/p-In0.53Ga0.47As MOS system, there is no significant 
improvement in multi-frequency C-V responses following the FGA. 
 
C-V hysteresis (or Qtrapped) was also investigated as a function of overdrive 
voltage (Vov) for samples treated with the FGA temperature series. It is 
shown that the voltage acceleration factor (-factor) for HfO2/n-In0.53Ga0.47As 
treated with FGA 300
0
C and 350
0
C are slightly improved when compared 
with other FGA conditions, indicating that the energy spread of the border 
traps is narrowed resulting in reduced Qtrapped at low Vov. For the HfO2/p-
In0.53Ga0.47As MOS system, the no FGA sample cannot reach the flatband 
capacitance within the gate bias range which can be used prior to excessive 
gate leakage currents, therefore it is impossible to compare Qtrapped under the 
same oxide field. For Al2O3 samples, the -factor changes slightly over 
different FGA conditions for both n-In0.53Ga0.47As and p-In0.53Ga0.47As 
therefore it is assumed that the -factor remains constant, suggesting that 
FGA does not change the energy distribution of border traps. It is shown that 
FGA at all temperatures reduce Qtrapped for Al2O3/n-In0.53Ga0.47As. In the case 
of the Al2O3/p-In0.53Ga0.47As, FGA at 250
0
C and 300
0
C have negligible effect 
on Qtrapped, however, FGA ≥ 350
0
C increases Qtrapped. 
 
The effect of both FGA (at 400
0
C for 5min) and the optimized 10% (NH4)2S 
surface passivation on C-V hysteresis for TiN/Al2O3(4nm)/n-In0.53Ga0.47As 
MOS capacitor was also studied. It has been shown that while the 10% 
(NH4)2S surface passivation has a very limited effect on the C-V hysteresis, 
the FGA (400
0
C, 5min) reduces the C-V hysteresis significantly. Treatment 
with both FGA (400
0
C, 5min) and the 10% (NH4)2S surface passivation 
results in the most reduced C-V hysteresis and associated charge trapped. 
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Combined C-V and HAXPES analysis have been made on 
Al2O3/In0.53Ga0.47As MOS capacitors with both Ni and Al metal gates, which 
have high and low work functions, respectively. It is observed from 
HAXPES that there is a band bending prior to metal deposition due to a 
combination of fixed oxide charges and possible donor-type interface states. 
The substrate core level binding energy (BE) shifts in the expected directions 
following the deposition of both high and low work function metals. Fermi 
level positions at zero gate bias are calculated using both C-V and HAXPES 
analysis and a reasonable agreement has been achieved between the two 
techniques. This work links the electronic and chemical properties at a buried 
oxide/semiconductor interface in an MOS system, and is useful as it allows 
an independent method to calculate the surface Fermi level position in a III-
V MOS structure, which is needed to map the gate voltage to the surface 
Fermi level position for Dit extraction across the energy gap. There is also a 
shift in BE of the oxide core levels following metal deposition, which is 
caused by the In0.53Ga0.47As surface Fermi level movement and a change in 
the potential drop across the Al2O3, and the shifts are in the expected 
directions. The broadening of the oxide peak widths indicates a higher 
potential drop across the Al2O3 layer with Ni gate than that with Al gate. 
 
7.2 Future Outlook 
In chapter 4, C-V hysteresis as a function of stress time (up to 100,000s) has 
been investigated for HfO2(15nm)/In0.53Ga0.47As MOS systems. It is worth 
performing C-V hysteresis measurement for Al2O3/In0.53Ga0.47As MOS 
systems with sufficiently long stress time in accumulation and investigate the 
relation between C-V hysteresis and stress time and see if the power law 
dependence can be observed at the initial stage of stressing and a plateau 
region can be reached at sufficiently long stress times. Moreover, due to the 
high density of defect states in HfO2 film and at/near the HfO2/In0.53Ga0.47As 
interface, the current during stress exhibits high levels of noise and 
instability, and it is impossible to obtain the injected charge density using the 
measured gate current during the stress time at Vmax (i.e. the maximum gate 
voltage in accumulation in C-V hysteresis). The Al2O3/In0.53Ga0.47As 
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structures exhibit more stable current-time characteristics during stress, and 
therefore measuring gate current versus time (up to 100ks) and calculating 
Qinjected is possible. Combining the C-V hysteresis measurements with 
sufficiently long stress times in accumulation for Al2O3/In0.53Ga0.47As MOS 
systems, it should be possible to build a Qtrapped versus Qinjected model, where 
information such as trap cross section can be extracted. 
 
The FGA work presented in this thesis can be extended for further analysis 
into high-k/In0.53Ga0.47As MOS systems and finally to find the optimized 
surface treatment approach to minimize the density of interface states and C-
V hysteresis. Some suggested future work is listed below. 
 
1) Dit calculation using full conductance method for FGA temperature series 
In this work, Dit was calculated using high-low frequency capacitance 
method for the FGA temperature series (at 250
0
C~450
0
C for 30min) for both 
Al2O3/In0.53Ga0.47As and HfO2/In0.53Ga0.47As MOS systems. A full 
conductance method as mentioned in chapter 2 can be used in the future 
work to extract more accurate Dit values and the corresponding energy levels. 
Sweeping frequency at a series of Vg values in depletion in the full 
conductance method should be used as the C-V sweeps at multiple 
frequencies can result in charge trapping associated C-V shift and also stress 
induced interface states especially in the case of high defect states MOS 
systems such as HfO2/In0.53Ga0.47As MOS structures. 
 
The analysis could also be extended to extract both the interface state density 
and border trap density and profile into the conduction band from the multi-
frequency C-V results using the Sentaurus software [1]. This software 
package can input an interface state density throughout the energy gap, and 
into the conduction band, and can also vary the electron and hole capture 
cross sections.  In addition, the software can incorporate recently developed 
models to take into account the capacitance and conductance of associated 
with border traps in the oxide which communicate with electrons and holes 
in the conduction and valance bands. 
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2) Extending the analysis to bi-layer and tri-layer oxide systems on 
In0.53Ga0.47As 
The work in this thesis examined C-V hysteresis in either HfO2/In0.53Ga0.47As 
or Al2O3/In0.53Ga0.47As MOS capacitors. It could be extended to examine bi-
layer gate oxide systems such as HfO2/Al2O3/In0.53Ga0.47As, which have been 
demonstrated to achieve reduced interface state density values combined 
with scaled equivalent oxide thickness [2].  Another possibility is that while 
all experimental evidence points to charge trapping occurring near the 
oxide/In0.53Ga0.47As interface, it is possible that the initial charge injection 
occurs at the metal/oxide interface, with the trapping near the 
oxide/oxide/In0.53Ga0.47As interface. This could be of particular relevance for 
the case of a HfO2/Al2O3 gate stack, where the barrier to charge injection is 
lower at the metal/oxide contact. 
 
3) Extension on FGA temperature using millisecond annealing.  
The maximum temperature used in the FGA temperature series in this work 
was 450
0
C. Going to higher values is problematic, as the annealing at 450
o
C 
results in a significant increase in gate leakage. This increase is most 
probably due to diffusion of the substrate elements (particularly Indium) into 
the gate oxide at temperatures above 400
o
C [3, 4]. One possible route to 
optimize the post deposition annealing, is to move to very rapid thermal 
anneals in the millisecond regime, which can be achieved by flash annealing. 
This allows the temperature to be increased, while minimizing the overall 
thermal budget which governs diffusion.  
 
4) C-V hysteresis and interface states analysis for FGA time series  
Based on the FGA temperature series (30min), selected FGA temperature can 
be extended to a time series (10min, 20min and 30min) sample set, on which 
interface states and C-V hysteresis analysis will be performed. The 
combination of FGA temperature series and time series will be useful to 
investigate the optimum FGA condition (time and temperature) to minimize 
interface states and border traps. 
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Finally, the thesis demonstrated how HAXPES can be combined with C-V 
analysis of MOS structures to investigate and quantify the Fermi level 
position at buried interfaces in MOS structures. This analysis was performed 
for HAXPES with no bias, where metals with differing work function values 
were used to modulate the surface Fermi level at zero bias.  In principle, the 
technique could be extended to biased HAXPES, allowing C-V and 
HAXPES to be compared over a range of surface potentials. This could be of 
interest to various high-k/III-V MOS systems (e.g., InGaAs, InAs and GaSb) 
as well as emerging studies on MOS systems formed on 2D semiconductors. 
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Appendix II: Calculations of Sample Properties 
kB = Boltzmann’s Constant = 8.617x10
-5
eV/K = 1.38 x10
-23
JK
-1
 
T = temperature in Kelvin 
q = elementary charge = 1.6x10
-19
C 
ni = intrinsic carrier concentration = 6.3x10
11
cm
-3
 at room temperature for 
In0.53Ga0.47As 
Ndoping = doping level of semiconductor = 4x10
17
cm
-3
 for In0.53Ga0.47As used 
in this work 
Nv= valance band density of states = 7.7x10
18
cm
-3
 for In0.53Ga0.47As 
Nc = conduction band density of states = 2.1x10
17
cm
-3
 for In0.53Ga0.47As 
Eg = bandgap energy = 0.75eV for In0.53Ga0.47As 
εo = vacuum permittivity = 8.854x10
-14
F/cm 
εs = relative permittivity of semiconductor = 13.77 for In0.53Ga0.47As 
 
(1) Bulk Fermi level position and Fermi level position at the 
In0.53Ga0.47As surface at flatband condition 
Bulk potential: |ΦB| =
kBT
q
ln(
Ndoping
ni
) 
Fermi level position for n-type:     Ef − Ev =  (Ei − Ev) + |ΦB| 
Fermi level position for p-type:     Ef − Ev =  (Ei − Ev) − |ΦB| 
Intrinsic Fermi level position:        Ei − Ev =
Eg
2
+
kBT
2
ln(
Nv
Nc
) ≈
Eg
2
 
 
(2) Fermi level position at In0.53Ga0.47As surface calculated from 
measured capacitance in depletion 
Semiconductor differential capacitance: 
1
Cs
=
1
Cm
−
1
Cox
 or Cs =
Cox×Cm
Cox−Cm
 
 
Depletion layer width:  w =
εsε0
Cs
 
Absolute value of surface potential: |Ѱs| =
qNdopingw
2
2εsε0
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For n-type in depletion, Ef − Ev = (Ei − Ev) + |ΦB| − |Ѱs| 
For p-type in depletion, Ef − Ev = (Ei − Ev) − |ΦB| + |Ѱs| 
 
(3) Minimum capacitance  
The minimum capacitance (Cmin) occurs in depletion when the depletion 
layer width reaches its maximum, i.e. MOS capacitor reaches the onset of 
strong inversion. 
 
Surface potential at the onset of strong inversion: 
|Ψs|= 2|ΦB| =
2kBT
q
ln(
Ndoping
ni
) 
 
Surface potential at the onset of strong inversion can also be expressed using 
the maximum depletion layer width (wmax) 
|Ψs| =
qNdopingwmax
2
2ε0εs
 
 
The above two equations yield the maximum depletion layer width 
wmax = √
4ε0εskBT
q2Ndoping
ln(
Ndoping
ni
) 
 
Minimum capacitance of the In0.53Ga0.47As substrate: 
Cmin_InGaAs =
ε0εs
wmax
 
 
Minimum capacitance of the high-k/In0.53Ga0.47As MOS capacitor: 
Cmin =
Cox × Cmin_InGaAs
Cox + Cmin_InGaAs
 
 
(4) Flatband capacitance and flatband voltage 
4a) Cfb 
Debye length: 
  λD = √
ε0εsk𝐵T
q2Ndoping
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Flatband capacitance of In0.53Ga0.47As: 
   CInGaAs_fb =
ε0εs
λD
 
 
Flatband capacitance of high-k/In0.53Ga0.47As MOS capacitor:                   
Cfb =
Cox × CInGaAs_fb
Cox + CInGaAs_fb
 
 
4b) Vfb 
Flatband voltage (Vfb) can be read off from the true high frequency C-V 
characteristic where the interface states associated capacitance (Cit) is 
negligible. To obtain a true high frequency, measurements should be carried 
out at the lowest temperature and highest frequency where possible. 
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Appendix III: Electron Paramagnetic Resonance  
Electron Paramagnetic Resonance (EPR) is a technique for studying 
chemical species with one or more unpaired electrons. As part of the PhD, 
EPR measurements and analysis were performed under the supervision of Dr. 
Robert Barklie in Trinity College Dublin, aiming to get trainings to carry out 
EPR measurement, and to use EPR to study high-k/Si interface. Furthermore, 
EPR was performed on high-k/In0.53Ga0.47As systems. 
 
Figure III-1 (a) and (b) shows the EPR signal detected from an uncapped 
HfO2/Si(111) sample which are as-deposited and treated by rapid thermal 
annealing (RTA), respectively.  
 
 
 (a)                                                     (b) 
Figure III-1: EPR of HfO2/Si(111) (a) without any annealing approach and 
(b) with RTA. 
 
The signal around the centre field in Figure III-1(a) is the EPR signal of the 
Si dangling bonds at the damaged sample edges which has a calculated spin 
population of about 2.55x10
13
. For the sample after RTA treatment shown in 
Figure III-1(b), two signals were observed. The field at which the signal on 
the left occurred is the same as that of the sample without RTA. Therefore 
this signal is also from Si dangling bonds located at the edge of the sample 
piece with an estimation of spin population of about 3.73x10
12
. As compared 
with the number of spins in the HfO2/Si(111) sample without RTA, the 
amount of Si dangling bonds is reduced by almost an order of magnitude 
after RTA. The EPR signal detected at the higher field (i.e. the signal on the 
right hand side in Figure III-1(b)) is from the Pb centre originating from 
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HfO2/Si(111) interface that has a spin population of 4.5x10
11
. As the RTA 
significantly reduces the number of Si dangling bonds at the damaged sample 
edge, the EPR signal of the Pb centre becomes visible. 
 
EPR measurements were also carried out on high-k/In0.53Ga0.47As/semi-
insulating InP(100) structure (see Figure III-2). Either HfO2 or Al2O3 of 
10nm is deposited by ALD as the high-k oxide on the n-, p- or undoped 
In0.53Ga0.47As(0.5µm).  
 
 
Figure III-2: High-k/In0.53Ga0.47As sample structure for EPR measurements. 
 
All the samples exhibited similar EPR signals. An example is shown in 
Figure III-3. The signal around 3500G is the EPR signal from the cavity 
where the sample is placed, possibly due to contamination in the cavity as a 
similar signal is detected with no sample in the cavity. The two peaks on both 
sides of the centre signal are the EPR signals which are possibly originates 
from Fe
3+
 in the semi-insulating InP(100) substrate. Moreover, these two 
peaks are observed to be dependent on the direction of the external magnetic 
field, giving further proof of Fe
3+
 in the InP being the origin of the detected 
EPR signals. No EPR signals from the interface defects between the high-k 
oxide and In0.53Ga0.47As are detected. The EPR signal of the interface defects 
could be lost in the Fe
3+
 signal which has a large intensity. In addition, all the 
stable isotopes of In, Ga and As have a nuclear spin, which will broaden the 
EPR signal and reduce the signal height for a given signal intensity, the EPR 
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signal from the high-k/In0.53Ga0.47As interface defects is likely to be lost in 
the noise. 
 
 
Figure III-3: EPR of Al2O3/n-In0.53Ga0.47As/InP structure. 
 
In order to further verify that the two signals on both sides of the centre 
signal come from the InP(100) substrate, the samples were attached to the 
spin free quartz plates using spin free wax and were then placed in HCl to 
etch away the semi-insulating InP. The EPR measurements on the samples 
with InP removed have demonstrated that the two side signals are removed, 
as expected. However, the high-k/In0.53Ga0.47As interface signal is still not 
observed. 
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Appendix IV: Power Law Dependence of ηtrapping 
on Qinjected 
The threshold voltage shift versus injected charge density model for 
MOSFET established by Zafar et al is expressed below. 
ΔVT =  ΔVmax × [1 − exp(−(Qinjectedσ0)
β)] 
where VT is the threshold voltage shift, Qinjected is the density of injected 
charge, σ0 is the characteristic capture cross section for the ensemble of traps 
with a continuous distribution in cross section, and β is a measure of the 
distribution width. 
 
For MOS capacitor structure, if Zafar’s model still holds, VT can be 
replaced by V 
ΔV =  ΔVmax × [1 − exp(−(Qinjectedσ0)
β)] 
where V is the C-V hysteresis measured on MOS capacitor.  
 
At the initial stage of stressing where Qinjected<<1/σ0, 
ΔV =  ΔVmax × (Qinjectedσ0)
β 
which can be rewritten as  ΔV = (ΔVmax × σ0
β) × Qinjected
β
, and this 
indicates that V increases with a power law dependence on Qinjected for short 
stress times. 
 
Charge trapping efficiency is defined as 
ηtrapping =
Qtrapped
Qinjected
× 100% 
Therefore,Qtrapped = ηtrappingQinjected . In addition, Qtrapped = ΔV × Cox/
q, equating ηtrappingQinjected and (ΔV ×
Cox
q
) yields 
ΔV =
qηtrappingQinjected
Cox
 
Combing the above equation with ΔV = (ΔVmax × σ0
β) × Qinjected
β
at the 
initial stage of stressing,  
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qηtrappingQinjected
Cox
= (ΔVmax × σ0
β) × Qinjected
β
 
Rearranging the above equation yields 
ηtrapping = (q
−1CoxΔVmaxσ0
β) × Qinjected
β−1
 
As β<1, the charge trapping efficiency (trapping) will decrease with a power 
law dependence on the injected charge density (Qinjected) at the initial stage of 
stressing. 
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Appendix V: J-V Characteristics of the FGA 
Temperature Series Sample Set 
Appendix V presents the supplementary data for the discussions in chapter 5. 
The plots below represent the J-V characteristics for the 
Au/Ni/HfO2(8nm)/In0.53Ga0.47As and Au/Ni/Al2O3(8nm)/In0.53Ga0.47As MOS 
capacitors treated with the FGA temperature series. The main discussions can 
be found in section 5.3.1. 
 
 
Figure V-1: J-V characteristics for Au/Ni/HfO2(8nm)/n-In0.53Ga0.47As MOS 
capacitors treated by the FGA temperature series. 
 
 
Figure V-2: J-V characteristics for Au/Ni/HfO2(8nm)/p-In0.53Ga0.47As MOS 
capacitors treated by the FGA temperature series. 
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Figure V-3: J-V characteristics for Au/Ni/Al2O3(8nm)/n-In0.53Ga0.47As MOS 
capacitors treated by the FGA temperature series. 
 
 
Figure V-4: J-V characteristics for Au/Ni/Al2O3(8nm)/p-In0.53Ga0.47As MOS 
capacitors treated by the FGA temperature series. 
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Appendix VI: Combined C-V and HAXPES Study of 
SiO2/Si and Al2O3/GaAs MOS Systems 
Combined C-V and HAXPES study was carried out in collaboration with Dr. 
Lee Walsh and Prof. Greg Hughes from Dublin City University. This work 
was performed on MOS systems which demonstrate efficient Fermi level 
movement (SiO2/Si), partial Fermi level pinning (Al2O3/In0.53Ga0.47As) and 
strong Fermi level pinning (Al2O3/GaAs). Discussions on C-V and HAXPES 
of Al2O3/In0.53Ga0.47As MOS systems are presented in chapter 6. This 
appendix presents the papers that are published for the combined C-V and 
HAXPES study on Si/SiO2 and Al2O3/GaAs MOS systems, which are 
supplementary information for chapter 6. For all MOS systems under 
investigation, a good agreement of Fermi level position has been achieved 
between the two techniques. 
 
 
A combined hard x-ray photoelectron spectroscopy and electrical
characterisation study of metal/SiO2/Si(100) metal-oxide-semiconductor
structures
Lee A. Walsh,1 Greg Hughes,1 Paul K. Hurley,2 Jun Lin,2 and Joseph C. Woicik3
1School of Physical Sciences, Dublin City University, Glasnevin, Dublin 9, Ireland
2Tyndall National Institute, University College Cork, Lee Maltings, Cork, Ireland
3National Institute of Standards and Technology, Gaithesburg, Maryland 20899, USA
(Received 11 September 2012; accepted 26 November 2012; published online 11 December 2012)
Combined hard x-ray photoelectron spectroscopy (HAXPES) and electrical characterisation
measurements on identical Si based metal-oxide-semiconductor structures have been performed.
The results obtained indicate that surface potential changes at the Si/SiO2 interface due to the
presence of a thin Al or Ni gate layer can be detected with HAXPES. Changes in the Si/SiO2 band
bending at zero gate voltage and the ﬂat band voltage for the case of Al and Ni gate layers derived
from the silicon core levels shifts observed in the HAXPES spectra are in agreement with values
derived from capacitance-voltage measurements.VC 2012 American Institute of Physics.
[http://dx.doi.org/10.1063/1.4770380]
Hard x-ray photoelectron spectroscopy (HAXPES) is
emerging as a technique which has the capability of provid-
ing chemical and electronic information on much larger depth
scales than conventional x-ray photoelectron spectroscopy.1–3
This has potential application in the study of buried interfaces
as found at the oxide/semiconductor interface, particularly
if changes at this interface are of interest following the subse-
quent deposition of a metal capping layer in the fabrication of
metal-oxide-semiconductor (MOS) structures. Photoemission
sampling depths in excess of 10 nm (Ref. 4) allow for direct
comparison between results obtained from electrical charac-
terisation techniques and photoemission experiments, as these
measurements can be made on identical structures thereby
bridging the gap between interface chemistry and electrical
properties at buried interfaces.
For this study exploring the combination of HAXPES
and electrical characterisation techniques, the experiments
were performed on Si(100)/SiO2 MOS structures. This
system was selected as the interpretation of the multi-
frequency capacitance-voltage (CV) response is well devel-
oped,5 the interface is representative of an unpinned surface
Fermi level, and the structure allows accurate determination
(650meV (Ref. 6)) of surface potential for a given gate
voltage based on CV measurements. The samples were
formed over n and p-doped silicon substrates and were
capped with high (Ni) and low (Al) work function metals to
induce surface potential shifts at the Si(100)/SiO2 interface
for examination by the HAXPES and CV methods. Using a
photon energy of 4150 eV in these investigations allowed
for the simultaneous detection of photoemission signals
from metal, oxide, and substrate core levels. The band gap
of Si (1.1 eV) is wide enough to allow differences in the
binding energy (BE) of the n and p-doped substrate core
levels to be detected, which directly reﬂect different Fermi
level positions in the band gap.7
In this paper, we illustrate the ability of HAXPES to
measure Fermi level movements in the semiconductor sub-
strate and potential differences across the oxide for MOS
structures, and explain how these results compare with CV
measurements on identical structures.
High quality thermally grown SiO2 layers, with a thick-
ness of 8 nm, were grown using a dry oxidation process in
a furnace at 850 �C on both n (2–4 X cm, �1� 1015 cm�3)
and p (10–20 X cm, �1� 1015 cm�3) doped silicon(100)
substrates following a standard silicon surface clean. The
samples for HAXPES analysis were capped with 5 nm Ni
or 5 nm Al blanket ﬁlms by electron beam evaporation.
For electrical characterisation, Ni/Au (90 nm/70 nm) and Al
(160 nm) gate electrodes were formed by electron beam
evaporation and a lift off lithography process. The Si/SiO2
samples did not receive a ﬁnal forming gas (H2/N2) anneal.
HAXPES work is usually performed at synchrotron
radiation sources due to the need for high brilliance to com-
pensate for the rapid decrease in subshell photo-ionization
cross-section with increasing excitation energy.8 HAXPES
measurements were carried out on the NIST beamline X24A
at the National Synchrotron Light Source (NSLS) at Broo-
khaven National laboratory (BNL). A double Si(111) crystal
monochromator allowed for photon energy selection in the
range of 2.1–5.0 keV. An electron energy analyser was
operated at a pass energy of 200 eV giving an overall instru-
mental energy resolution of �0.35 eV at the chosen photon
energy of 4150 eV. Samples were ﬁxed on a grounded Al
sample holder with stainless steel clips, which connected the
front of the samples to the sample holder. In order to ensure
correct energy calibration throughout the experiment, metal-
lic Ni Fermi edge reference spectra were acquired immedi-
ately before and after the acquisition of the SiO2 and Si
substrate core level peaks. The resultant error associated
with this photon energy correction procedure is estimated to
be no more than 650meV. The maximum depletion region
width for the 1� 1015 cm�3 doped Si substrate is �800 nm
and the total sampling depth of the HAXPES measurements
is estimated to be no more than 23 nm (Ref. 9) for the sub-
strate Si 1 s which has a kinetic energy of �2310.5 eV for
the 4150 eV photon energy used in these studies,10 where the
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total sampling depth includes the ability to detect the whole
of the 5 nm of metal, 8 nm of oxide, and no more than 10 nm
sampling depth into the Si. Therefore, the BE of the acquired
Si substrate core level peaks directly reﬂect the position of
the Fermi level in the silicon at the Si/SiO2 interface, i.e., the
surface Fermi level position. However, it is noted that for
Si samples in inversion, which exhibit strong surface band
bending, the sampling depth of the HAXPES may cause the
peaks to shift by up to 0.1 eV to lower BE.11 The CV meas-
urements were recorded using a CV enabled meter following
open calibration. The measurements were performed on-
wafer at room temperature (22 �C) in a probe station in a dry
air environment (dew point ��65 �C).
Figure 1 shows the Si 1s core level spectra originating
from the substrate and the 8 nm SiO2 layer for both n and
p-doped Si, with and without the presence of a metal gate.
The BE positions of the core level peaks are measured and
the difference between the n and p type Si substrates is used
to estimate the Fermi level separation at the Si/SiO2 inter-
face. HAXPES measurements on the uncapped Si/SiO2 sam-
ples revealed that the BE position for the p-type Si peaks
was �0.32 eV lower than the n-type substrate consistent with
the Fermi level residing closer to the valence band edge for
p type and closer to the conduction band edge for n type.
The difference is however less than the expected value of
0.57 eV, which is calculated from the theoretical Fermi level
position difference for n and p silicon with a doping concen-
tration of 1� 1015 cm�3.4
The reduction in measured difference in the Si 1 s core
level BE indicates that there is band bending present at the
SiO2/Si interface even in the absence of a metal overlayer. In
order to establish the approximate position of the Fermi level
in the band gap with respect to the valence band edge prior
to metal deposition, valence band spectra were acquired at
the same photon energy. An extrapolation of the Si valence
band to a zero signal intensity yields the approximate
position of the valence band edge.12 Although more accurate
methods have been recently employed,13 this method is sufﬁ-
cient to provide the accuracy required here. Reference spec-
tra of a sample with a Ni gate were subsequently taken, and
the nickel metallic edge was used to establish the Fermi level
position at 0 eV BE on the x-axis. These measurements show
that the Fermi level of the n-type sample is �0.95 eV above
the valence band edge, indicating an accumulated surface
with the surface Fermi level above its ﬂat band position
of 0.85 eV above the valence band. Similar measurements
for the p-type sample show the Fermi level is �0.66 eV
above the valence band edge, above its ﬂat band position of
0.28 eV, indicating that the p-type surface is weakly inverted.
Both of these observations are consistent with ﬁxed positive
charge in the SiO2 which is expected based on the oxidation
temperature of 850 �C and the absence of any post deposition
annealing.14
The effect of the deposition of high (Ni—5.15 eV
(Ref. 15)) and low (Al—4.1 eV (Ref. 15)) work function
metals (5 nm) on the SiO2 surface on the Si 1 s binding
energy is also shown in Figure 1. If the Fermi level at the
SiO2/Si interface is free to move, it would be expected to
align with the metal Fermi levels resulting in a slight
increase in band bending (increase in core level BE) for
the n-type substrate with the low work function Al contact,
given that the electron afﬁnity of Si is 4.05 eV. For the Ni
contact, a large increase in band bending (reduction in core
level BE) would occur as Ni has a high work function.
Alternatively, for the p-type substrate, an Al contact would
result in an increase in band bending (increase in core level
BE), while a Ni contact would result in a decrease in band
bending (decrease in core level BE). HAXPES measure-
ments in Figure 1 for samples with Al gates show that the
Si 1 s signal originating from the silicon substrate, located
at a BE of 1839 eV, shifts 0.14 eV for the p-type, and
0.08 eV for the n-type to higher BE. While for the Ni gate,
the Si 1 s peak shifts �0.12 eV for the p-type and �0.22 eV
for the n-type to lower BE energy. The experimentally
observed shifts for the samples with metal gates are there-
fore consistent with the direction of expected surface
Fermi level movement, while not matching the expected
shift magnitudes.
The limited ability to move the Fermi level closer to the
valence band edge with the high work function Ni is consist-
ent with ﬁxed positive charge in the SiO2 which will tend to
accumulate electrons at the Si/SiO2 interface. In addition, as
the samples received no ﬁnal forming gas (H2/N2) anneal, it
is expected that interface defects originating from silicon
dangling bonds (Pb centres) will be present, which will also
restrict somewhat the movement of the surface Fermi level.
The Pb centres at the Si(100)/SiO2 interface have levels in
both the lower and upper energy gap regions.16–18
Work function differences between the metal and the
partially pinned Si Fermi level should also result in a poten-
tial difference across the oxide layer which should manifest
as a BE shift of the associated oxide core levels.3,7 These
changes would be expected to be most apparent between the
n-type Si and the Ni, or the p-type Si and the Al, as these
both represent the largest difference in work functions. The
spectra in Figure 1 also show the changes in BE of the Si 1 s
FIG. 1. Normalised Si 1 s core level spectra acquired at a photon energy of
4150 eV for the uncapped Si/SiO2, Ni (5 nm) capped Si/SiO2 and Al (5 nm)
capped Si/SiO2 samples, showing the shifts in the core level after metal
deposition and the changes in the potential across the SiO2 layer cause by
different work function metals for (a) n-type, and (b) p-type Si substrates.
The dotted lines show the energy separation between n and p type samples
without metal gates.
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oxide peak (located at �1844 eV) for both dopant types
resulting from metal deposition. For a p-type sample the dep-
osition of the low work function Al results in an increase
in the Si 1 s oxide peak BE of 0.31 eV reﬂecting a potential
decrease consistent with the alignment of the Fermi levels.
For the Ni capped p-type sample, a decrease in the BE of
0.38 eV is measured reﬂecting a potential increase across the
oxide caused by the high work function Ni contact after
Fermi level alignment. The corresponding BE shift for the
n-type sample was 0.09 eV to higher BE, and 0.67 eV to
lower BE for the Al and Ni cap, respectively. All of these
changes are consistent with the expected polarity of the
potential difference across the oxide layer caused by the low
and high work function metals. Figures 2(a) and 2(b) show a
schematic diagram illustrating the changes in BE due to
Fermi level movements and changes in the potential ﬁeld
across the oxide for a p-type Si substrate following the depo-
sition of Al and Ni contacts, respectively. The centre of the
Si 1 s oxide peak is located at a weighted average of the
photoemission signal intensity from the different depths into
the oxide.3 Note that the shift resulting from Fermi level
movement in the bulk Si is also present in the oxide peaks,
so any shift in the oxide peaks is a combination of the Fermi
level movement and a potential difference across the oxide.
The CV responses recorded at an ac signal frequency
of 1 MHz for the corresponding Al (160 nm) and Ni/Au
(160 nm) gate Si/SiO2 MOS capacitors for the n and p-type
silicon are shown in Figures 3(a) and 3(b), respectively. The
multi-frequency CV responses from 1 kHz to 1MHz (not
shown) exhibit the features associated with Pb defects at
the Si/SiO2 interface, consistent with previous publica-
tions.17 The presence of unpassivated silicon dangling bonds
(Pb defects) is expected as the samples did not receive a ﬁnal
forming gas anneal. The ac signal frequency of 1 MHz,
shown in Figures 3(a) and 3(b), was selected to minimise
the effect of the silicon dangling bond defects on the CV
response. Considering ﬁrst the surface potential at 0V, which
is the condition for the HAXPES measurements, the CV
observations match the expected results, and are consistent
with the HAXPES measurements, indicating: surface accu-
mulation for the Al gate over the n-type, inversion of the sur-
face for the Al gate over p-type, and depletion of the surface
for the Ni gate over both n and p-types. From the CV
responses, the surface potential at 0V can also be calculated
by ﬁtting the CV with a Poisson CV solver.19,20 From the
resulting surface potentials (As), the values of Ef-Ev at 0V
are shown in Figure 3, and compared with the corresponding
HAXPES measurements in Table I. The shift in surface
potential for the Al with respect to the Ni gate samples on
FIG. 2. (a) Band diagram illustrating the BE shifts due to an electric ﬁeld
across the oxide caused by metal deposition, for p-type Si showing a poten-
tial difference across the oxide for a p-type sample with an Al gate. (b) Band
diagram showing a potential difference of the opposite polarity for a p-type
sample with a Ni gate.
FIG. 3. CV characteristics (1MHz) for the metal/SiO2/Si samples with Al
and Ni gates for both (a) n-type, and (b) p-type substrates, displaying both
the ﬂat band shifts DVfb and the calculated surface Fermi level (Ef) position
at zero gate voltage. The Fermi level position is with respect to the valence
band (Ef-Ev).
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n-type silicon is 0.36 eV which compares to the value of
0.3 eV from HAXPES. For the p-type sample the surface
potential shift from the Al to the Ni gate is 0.28 eV which
compares to 0.26 eV from the HAXPES as shown in Table I.
When taking into account the errors in surface potential for
the two methods which are 650meV for both the HAXPES
and CV ﬁtting, this is a good agreement between the
HAXPES and CV analysis. The increase in capacitance
observed in Figure 3(b) for the p-type Al/SiO2/Si MOS struc-
ture at positive gate bias is attributed to peripheral inversion
effects.21
As well as providing information on the surface poten-
tial at zero gate voltage, the HAXPES method can also detect
the ﬂat band voltage difference between the Ni and Al gate
samples. The ﬂat band voltage in a MOS capacitor is the
gate voltage required to offset the built in potential, which is
across the oxide and the silicon substrate at 0V, to achieve a
ﬂat band condition. As a consequence, the difference in the
ﬂat band voltage in the CV for the Ni and Al gate samples
should relate to the BE shifts measured in the HAXPES Si
1 s oxide signal, as these spectra include both the Fermi level
shifts in the substrate and the potential difference across the
oxide. The calculated ﬂat band capacitance (Cfb) is indicated
in Figures 3(a) and 3(b), and the ﬂat band voltage difference
for the Al and Ni gate samples is 0.7V for the n-type and
0.66V for the p-type. This is in very good agreement with
the combined Al-Ni shifts in the Si 1 s oxide spectra in
Figure 1, which are 0.69 eV and 0.76 eV for the p and n-type
substrates, respectively. The agreement between the surface
potential differences and the ﬂat band voltage differences
for the two measurement techniques are shown in Table I.
There is very good agreement in the relative shifts between
samples with Al and Ni gates, however, there is a discrep-
ancy between the p-type Fermi level positions determined by
the two techniques. The results in Figure 3 provide a possible
explanation. The p type samples are either at the onset of
strong inversion (Ni) or in strong inversion (Al) at 0V and
consequently have larger surface band bending than the n
type samples which are in depletion (Ni) or slight accumula-
tion (Al). If we assume a maximum sampling depth into
the Si substrate of 10 nm, the band-bending will vary by
0.1–0.15 eV for a p type sample in inversion based on a
Poisson-Schrodinger simulation.11 This variation would be
apparent in the HAXPES measurement resulting in a lower
Ef-Ev than obtained from the CV analysis.
In conclusion, the large sampling depth of HAXPES has
been exploited to characterise band bending in metal/SiO2/Si
MOS structures fabricated with both high (Ni) and low (Al)
work function metals. The HAXPES measurements of the Si
1 s core level have been shown to be sensitive to changes in
band bending at the Si/SiO2 interface due to the presence of
high (Ni) and low (Al) work function metals. The Si 1 s core
level originating from the SiO2 layer indicates the presence
of a potential difference across the SiO2 layer. The changes
in the band bending at the Si/SiO2 interface and the potential
difference across the SiO2 are consistent with the difference
in metal work functions and are in agreement with the results
derived from CV measurements.
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Hard x-ray photoelectron spectroscopy (HAXPES) has been used to study metal-oxide-semiconductor (MOS)
structures fabricated with both high (Ni) and low (Al) work-function metals on 8-nm thick Al2O3 dielectric
layers, deposited on sulfur passivated n- and p-doped GaAs substrates. A binding energy difference of 0.6 eV
was measured between the GaAs core levels of the n- and p-doped substrates in the absence of gate metals,
indicating different Fermi level positions in the band gap. Subsequent photoemission measurements made on the
MOS structures with the different work-function metals displayed very limited change in the GaAs core level
binding energies, indicating that the movement of the Fermi level at the Al2O3/GaAs interface is restricted. Using
a combination of HAXPES measurements and theoretical calculations, the Fermi level positions in the band gap
have been determined to be in the range of 0.4–0.75 eV and 0.8–1.11 eV above the valence band maximum for
p- and n-type GaAs, respectively. Analysis of capacitance voltage (C-V) measurements on identically prepared
samples yield very similar Fermi level positions at zero applied gate bias. The C-V analysis also indicates a
higher interface defect density (Dit ) in the upper half of the GaAs bandgap.
DOI: 10.1103/PhysRevB.88.045322 PACS number(s): 79.60.−i, 84.37.+q
I. INTRODUCTION
The recent increased interest in the nondestructive analysis
of buried interfaces, such as those in metal oxide semiconduc-
tor (MOS) structures, has been facilitated by the development
of a high energy variant of x-ray photoelectron spectroscopy
(XPS) known as hard-XPS (HAXPES). The increase in
the analysis depth, from 5–7 nm for conventional XPS up
to 15–30 nm for HAXPES,1–4 facilitates the measurement
of core level signals from all the relevant layers in MOS
structures which can also be electrically characterized by
capacitance-voltage (C-V) techniques. The ability of HAX-
PES measurements to provide information on band bending
at the semiconductor/dielectric interface and to detect the
presence of a potential difference across the dielectric provides
complementary information on the electronic structure of
the MOS to that deduced from C-V measurements.5 This
is of particular interest in cases where it is difficult to
extract definitive information from conventional C-V analysis
due to high interface state densities, as is the case with
GaAs.6
In this paper we report on a study exploring the application
of HAXPES analysis to determine the surface Fermi level
position in n- and p-doped GaAs MOS structures, where the
oxide is an Al2O3 (8-nm) thin film deposited by atomic layer
deposition (ALD). The samples studied included Al2O3/GaAs
structures with no metal gates and samples capped with 5-nm
thick high (Ni) and low (Al) work-function metals, to explore
if the low and high work-function metal layers modulate the
surface Fermi level position. Using a photon energy of 4150 eV
in these investigations allowed the detection of photoemission
signals from metal, oxide, and substrate core levels. The
relatively wide band gap of GaAs (1.42 eV) increases the
possibility of detecting differences in the binding energy (BE)
of the n- and p-doped substrate core levels which directly
reflect different Fermi level positions in the band gap.7 The
surface Fermi level positions obtained from the HAXPES
analysis are compared to the reported location of the pinning
positions in the GaAs band gap for n- and p-doped substrates
from other studies.8–10
In conjunction with the HAXPES analysis, Al2O3/GaAs
MOS samples with n- and p-doped GaAs substrates and Ni
or Al gate contacts were examined using C-V analysis. The
GaAs/oxide interface is known to display capacitance-voltage
characteristics in MOS devices indicative of a high density
of interface states, which restricts the movement of the
Fermi level at the GaAs/oxide interface upon application of
a gate voltage. To fully characterize the interfacial electronic
properties in the high-κ/GaAs MOS system it is necessary
to determine the energy distribution of the interface states.
In the case of an MOS system with a high interface state
density, such as GaAs, the conversion of the gate voltage
in the C-V response to the corresponding energy position
in the interface state analysis is an established problem.11
It would be highly beneficial to the community working in
the electrical characterization of III-V MOS interface states
045322-11098-0121/2013/88(4)/045322(7) ©2013 American Physical Society
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to have an independent method of evaluating the surface
potential for a given gate voltage, as this would provide a
higher degree of certainty for energy mapping of the interface
states.
The results presented in this paper illustrate the ability of
HAXPES to detect Fermi level positions at the GaAs/dielectric
interface, and the presence of any potential differences across
the dielectric layers. The results from the HAXPES analysis
are also compared to the analysis of the C-V response, and a
good agreement is obtained for the surface Fermi level position
for the case of zero applied gate voltage (Vg).
II. EXPERIMENTAL
The n- (Si, 5 × 1017 cm−3) and p- (Zn, 5 × 1017 cm−3)
doped GaAs samples consisted of 400-nm thick GaAs layers
grown by metal organic vapor-phase epitaxy (MOVPE) on
epi-ready GaAs substrates. The samples received a surface
treatment using a 10% solution of (NH4)2S in deionized
water for 20 min at room temperature immediately prior to
being transferred into the ALD chamber with less than 3 min
air exposure.12 The 8-nm Al2O3 was deposited by ALD at
300 ◦C using alternating TMA (Al(CH3)3) and H2O pulses.
The samples were split into three groups: A, B, and C, each
containing one n- and one p-type GaAs sample. Group A was
left without a metal gate, group B was capped with a 5-nm
Ni blanket film, while group C was capped with a 5-nm Al
blanket film. All metal deposition was achieved by electron
beam evaporation. Additionally, two further groups, D and E
were produced for C-V analysis in an identical fashion to that
mentioned above, with group D samples capped with a 160-nm
Al film, while group E samples were capped with a 70/90 nm
Ni/Au film for electrical probing. The metal gate areas for the
C-V characterization were defined by a lithography and lift-off
process.
HAXPES measurements were carried out on the NIST
beamline X24A at the National Synchrotron Light Source
(NSLS) at Brookhaven National laboratory (BNL). A double
Si (111) crystal monochromator allowed for photon energy
selection in the range of 2.1–5.0 keV. An electron energy
analyzer was operated at a pass energy of 200 eV giving an
overall instrumental energy resolution of 0.52 eV at the chosen
photon energy of 4150 eV. In order to ensure correct energy
calibration throughout the experiment, metallic Ni Fermi edge
reference spectra were acquired immediately before and after
the acquisition of the Al2O3 and GaAs substrate core level
peaks. The resultant error associated with this photon energy
correction procedure is estimated to be no more than 50 meV.
The maximum depletion region width for the 5 × 1017 cm−3
doped GaAs substrate is calculated to be 61 nm. The total
sampling depth of the HAXPES measurement using a photon
energy of 4150 eV is estimated to be 23 nm13 which ensures the
detection of photoemitted electrons from the 5-nm metal and
8-nm dielectric layers, as well as approximately 10 nm into the
GaAs, which is obtained from the inelastic mean free path of
the As 2p photoemitted electrons, which have kinetic energies
of 2827 eV.14 The XPS core level spectra were curve fitted,
using Voigt profiles composed of Gaussian and Lorentzian
line shapes in a 3:1 ratio with a Shirley-type background, to
increase the accuracy of locating the peak centers.
FIG. 1. (Color online) Normalized As 2p core level spectra
acquired at a photon energy of 4150 eV for the uncapped Al2O3/GaAs,
Ni (5 nm) capped and Al (5 nm) capped Al2O3/GaAs samples,
showing the shifts in the core level after metal for (a) n-type, and
(b) p-type GaAs substrates. The dotted lines show the energy
separation between n- and p-type samples without metal gates.
III. RESULTS AND DISCUSSION
Figure 1 shows the As 2p core levels acquired at 4150 eV
photon energy for both n- and p-doped GaAs with the 8-nm
Al2O3 dielectric layer, with and without the presence of a metal
overlayer. Measurements on the uncapped samples reveal that
the binding energy position for the p-type GaAs peaks was
found to be 0.6 eV lower than the n-type substrate consistent
with the Fermi level residing closer to the valence band
maximum. The difference is however less than the expected
value of 1.34 eV, which is based on the calculated Fermi
level position difference for n and p GaAs with a doping
concentration of 5 × 1017 cm−3, indicating that there is band
bending at the Al2O3/GaAs interface for both dopant types,
even in the absence of a metal contact.15
In order to determine whether the band bending displayed
at the interface reflected Fermi level pinning, both high (Ni
5.01 eV) and low (Al 4.08 eV) work-function metal films 5-nm
thick were deposited on the dielectric.16 By ensuring electrical
contact between the metal overlayer and the GaAs substrate,
Fermi level equalization across the MOS structure resulting
from the differences in work functions occurs. If the Fermi
level at the Al2O3/GaAs interface is free to move, it would
be expected to align with the metal work function resulting
in a reduction in band bending (increase in core level binding
energy) for the n-type substrate with the low work-function Al
contact and an increase in the band-bending (reduction in core
level binding energy) for the high work-function Ni contact.
The same dependence of core level binding energy on metal
work function would be expected for the p-type substrate,
however, the magnitude of the shifts would differ, so for an Ni
gate a much larger core level binding energy shift should be
recorded for n type than for p type, while for an Al gate we
would expect a larger shift for p type than for n type.
HAXPES measurements for samples with an Al gate show
that the peaks shift 0.11 eV and 0.15 eV to higher BE, for
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n- and p-type samples, respectively, with no detectable change
for the Ni gate. The limited ability to move the Fermi level
of either dopant type suggests high Dit at the Al2O3/GaAs
interface. The small shift in the GaAs core levels following
the deposition of the low work-function Al contact indicates
that there is a limited ability of the Fermi level to move towards
the conduction band. These combined results indicate that the
band bending observed at the Al2O3/GaAs interface for the
n- and p-doped substrates in the absence of a metal contact
broadly reflects the position of the partially pinned Fermi level,
as no significant Fermi level movements occurred following
the deposition of metals with different work functions. The
measurements also suggest that the partial Fermi level pinning
for n- and p-doped substrates at different positions in the band
gap are caused by different interface state defects consistent
with previous studies.9,17,18 This result is in agreement with the
recent work of Caymax et al.9 for electrical measurements on
sulfur treated Al2O3/GaAs MOS capacitors on n- and p-doped
substrates which reported different defect state distributions in
the GaAs band gap and the limited ability of sulfur treatment
to passivate the mid-gap defect states. The reduction in signal
to noise apparent in the spectra for the GaAs substrate peaks
following the metal deposition reflects an intensity attenuation
of 84% in the case of the Al contact and a 91% reduction
for the Ni contact which highlights the necessity for the large
sampling depth and high brilliance capabilities of HAXPES
measurements.
Following the work of Kraut et al.,19 the position of the
VBM in relation to a reference metallic Fermi level was
determined by theoretically calculating the density of states
(DOS) from first principles. The theoretical DOS is then
weighted by the cross section of each atomic orbital, and
convolved with a Gaussian curve, σ = 0.5 eV full width at half
maximum, in order to accurately model the VB as measured
by photoemission.20 Figure 2 shows the good agreement
FIG. 2. (Color online) Total theoretical DOS, convolved cross
section weighted DOS and experimental photoemission valence band
spectra of n-type GaAs/Al2O3. A Gaussian of σ = 0.5 eV was used
in convolution. The VBM position is indicated by the vertical line.
The Ni Fermi edge was used to determine zero binding energy on this
scale which reflects the Fermi level position.
FIG. 3. (Color online) Simulation of the band bending in a p-type
GaAs MOS structure based on 0.4-eV band bending as measured by
HAXPES.
between the calculated DOS and the VB spectrum for n-type
Al2O3/GaAs as measured by photoemission. The VBM for
this n-doped substrate is determined to be approximately
1.0 ± 0.1 eV below the reference Fermi level, which would be
at zero binding energy on the x axis, while the corresponding
VBM for the p-type Al2O3/GaAs, determined using the same
method, was 0.4 ± 0.1 eV below the Fermi level.
In order to assess the magnitude of the error in determining
the Fermi level position from the HAXPES measurement,
a simulation of the band bending for 5 × 1017 cm−3 doped
p-type GaAs resulting from a 0.4-eV surface potential was
performed by numerically solving Poissons equation. The
resulting band-bending diagram shown in Fig. 3 indicates that
for a sampling depth into the GaAs substrate of 10 nm, the error
in determining the VBM position is a maximum of 0.15 eV.
However, due to the exponential fall off in the weighting of
the photoemitted electron contribution with depth, it would
be reasonable to assume that the actual error is likely to be
less than 0.1 eV. This analysis allows the determination of the
Fermi level position for the p-type sample without a metal
cap, or with an Ni cap, to be in the range of 0.4–0.5 eV above
the VBM, while for the sample with the Al cap the Fermi level
is 0.55–0.65 eV above the VBM. For the equivalent n-type
sample, assuming a similar band-bending derived error, the
Fermi level is in the range of 0.9–1.0 eV above the VBM for
uncapped and Ni capped samples, and 1.01–1.11 eV for Al
capped samples.
In order to quantify any surface photovoltage (SPV) related
effect,21 caused by the generation of electron hole pairs in
the GaAs by a high incident photon flux, the following
analysis has been undertaken. SPV effects are characterized
by a rigid shift of both semiconductor substrate and metal
derived peaks towards the flat band positions.21 This has the
effect on p-type substrates of shifting the metallic Fermi edge
above the reference Fermi level by an amount equivalent
to the band flattening cause by SPV, but no such shift was
observed in this work. In addition, the relatively high doping
density (5 × 1017 cm−3), and the fact that measurements were
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FIG. 4. (Color online) Multifrequency (1 kHz to 1 MHz) C-V response at room temperature (∼295 K) for (a) Al/Al2O3/n-GaAs,
(b) Al/Al2O3/p-GaAs, (c) Ni/Al2O3/n-GaAs, and (d) Ni/Al2O3/p-GaAs MOS capacitors.
performed at room temperature both act to minimize any
SPV effect.22 Deriving similar Fermi level positions from
both metal capped and uncapped samples also indicates that
a significant SPV effect is not occurring, as the presence of a
metal cap should act to reduce the SPV effect.22 In any case,
studies by Bauer et al.22 would indicate that for the photon flux
used in these measurements (maximum of 1011 photons/s) and
the doping density of the GaAs substrates, an upper estimate
of the SPV effect would result in no more than a 0.1-eV shift
towards the flat band positions. Even taking these SPV-induced
shifts into account, and adding this to the error as a result of
the band bending, the results suggest that the Fermi level of
the p-type sample is in the range 0.4–0.6 eV above the valence
band maximum (VBM) for uncapped and Ni capped samples,
and 0.55–0.75 eV for Al capped samples, above its calculated
position of 0.04 eV above VBM. The corresponding analysis
for the n-type Fermi level position is in the range 0.8–1.0 eV
from the VBM for uncapped and Ni capped samples, and
0.91–1.11 eV for Al capped samples, below its calculated
position of 1.38 eV above VBM, which agree with the n-p
Fermi level separation of 0.6 eV as determined from the
core level peak shifts. These Fermi level positions are in
good agreement with those previously reported for p-type
GaAs, 0.4–0.6 eV,8 and 0.33 eV23 above the VBM. However
there is a greater discrepancy in the n-type Fermi levels, with
previous values of 0.61 eV23 and 0.7 eV.24 The presence of two
pinning positions close to the midgap is, however, consistent
with the unified defect model (UDM), which explains the two
pinning states as being related to acceptor (missing As atom)
or donorlike (missing Ga atom) states which are due to missing
atoms at the semiconductor/oxide interface.9,25
In order to fully characterize the presence of interface
states at the dielectric-semiconductor interface, both high and
low ac frequency C-V measurements are required. The C-V
responses recorded at a range of ac signal frequency (1 kHz
to 1 MHz) for the corresponding Al (160 nm) and Ni/Au
(70/90 nm) gate GaAs/Al2O3 MOS capacitors for the n- and
p-type GaAs are shown in Figs. 4(a)–4(d). A large frequency
dispersion at positive gate voltages is observed in the C-V for
the n-type GaAs, which is consistent with the high interface
state density in the upper half of the GaAs band gap. The
accumulation capacitance is not seen from the 1-MHz C-V,
suggesting that the Fermi level is pinned at a fixed energy
level at the Al2O3/GaAs interface for n type and cannot move
towards the conduction band to accumulate electrons. The
accumulationlike capacitance measured at 1 kHz is not only
due to the differential capacitance (Cs) of the n-type GaAs
but is a consequence of a capacitance contribution of an
interface state capacitance (Cit ) in parallel with Cs . As Cit
is large compared to Cs and Cox , according to the equivalent
circuit of a MOSCAP with the presence of interface states,15
a capacitance that approaches Cox can be observed but does
not indicate that accumulation is achieved. Because the Fermi
level is pinned at the fixed energy level, all the additional
gate charge is compensated by charging Al2O3/GaAs interface
defects. A similar C-V response was also observed for a
HfO2/GaAs MOS capacitor at 295 K.26 The multifrequency
C-V response for the p-type GaAs MOS capacitors shows
much smaller frequency dispersion at negative gate voltages,
with a maximum capacitance that approaches Cox at both 1 kHz
and 1 MHz, implying that the interface state density is reduced
in the lower half of the GaAs band gap in comparison to the
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FIG. 5. (Color online) Comparison of 1-MHz C-V between Al
and Ni gates for (a) p-GaAs and (b) n-GaAs.
upper half, thus the p type can more easily reach accumulation
than the n type.
The work-function difference between Al and Ni on the
MOS structures under investigation is estimated from the
C-V at 1 MHz as shown in Figs. 5(a) and 5(b) for p-
and n-type, respectively. In order to obtain the Fermi level
position, the GaAs surface potential is calculated based on
the measured capacitance at 1 MHz and zero gate voltage, as
the HAXPES measurement is carried out without applying
a gate voltage. It is crucial to do the calculation on the
premise that a true high frequency capacitance is obtained
at Vg = 0 V, otherwise the measured capacitance comprises
a Cit term which leads to an incorrect surface potential. A
model by Brammertz et al.6 that determines the interface
trap response at 295 K using a capture cross section of
1 × 10−14 cm2 is shown in Fig. 6. It is evident that only
the interface defects in the energy range Ev to Ev + 0.31
eV and Ec−0.27 eV to Ec can respond to an ac frequency
of 1 MHz. All the interface states outside this energy range
will only affect the C-V though a stretch-out along the gate
voltage axis without the addition of Cit to the total capacitance
of the MOS capacitor. As discussed earlier, the HAXPES
measurements indicate that the Fermi level is located in the
range of 0.8–1.11 eV and 0.4–0.75 eV above the VBM for the n
and p types, respectively. It is noted that these energy positions
are in the region where interface states cannot respond, giving
us confidence in calculating the surface potential using the
1-MHz capacitance at Vg = 0 V. In addition, it is worth
highlighting that for GaAs, the capture cross section can vary
FIG. 6. (Color online) Simulation of trap response using the
model by Brammertz et al.6 associated with the measurement at
295 K, assuming a capture cross section of 1 × 10−14 cm−2. The
horizontal dashed line corresponds to the high frequency of 1 MHz in
the C-V measurement and circled regions represent the energy levels
of interface states (Et ) in the GaAs band gap measured by HAXPES,
which are in the ranges 0.8–1.11 eV and 0.4–0.75 eV above VBM for
the n and p type, respectively, in the absence of metal contacts and
approximately the same after the deposition of the Al or Ni gate. For
smaller values of capture cross section the region of the energy gap
over which the interface states can respond is reduced.
over orders of magnitude.27 The calculations for the model
have been performed for capture cross sections which span
3 orders of magnitude (1 × 10−17 to 1 × 10−14 cm2), which
all show that no interface states at those energy levels can
respond to 1 MHz at Vg = 0 V. From the C-V at 1 MHz
the corresponding semiconductor depletion capacitance can be
calculated from the total measured capacitance (Cit = 0) and
an oxide capacitance value Cox = 9.5 × 10−7 F/cm2 assuming
an Al2O3 layer with nominal thickness of 8 nm is formed
during the ALD. This value can then be used to determine the
surface potential and hence the surface Fermi level position
with respect to the VBM. The C-V–based calculations indicate
that for the n type the Fermi level is 0.86 eV and 0.78 eV above
the VBM with Al and Ni gates, respectively, and for the p-type,
it is 0.41 eV and 0.30 eV above the VBM with Al and Ni gates,
respectively, which are in good agreement with the HAXPES
measured Fermi level positions. The comparative HAXPES
and C-V results (Vg = 0) for the surface Fermi level position
are presented in Table I. The difference between the Fermi
level position of Al and Ni is thus 0.08 eV over the n type and
0.11 eV over the p type, which is consistent with the Fermi
level shift between Al and Ni from HAXPES over both the n
TABLE I. Comparison of Fermi level positions recorded by HAXPES and C-V measurements at Vg = 0 V. Ef is the Fermi level energy;
Ev is the valence band energy.
Sample Ef -Ev (Al2O3/GaAs) Ef -Ev (Al/Al2O3/GaAs) Ef -Ev (Ni/Al2O3/GaAs) Ef (Al-Ni shift)
n-type (C-V) n/a 0.86 eV 0.78 eV 0.08 eV
n-type (HAXPES) 0.8 – 1.0 eV 0.91 – 1.11 eV 0.8 – 1.0 eV 0.11 – 0.31 eV
p-type (C-V) n/a 0.41 eV 0.3 eV 0.11 eV
p-type (HAXPES) 0.4 – 0.6 eV 0.55 – 0.75 eV 0.4 – 0.6 eV 0.15 – 0.35 eV
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FIG. 7. (Color online) Al 1s spectra showing BE shift due to the
changes in the potential across the Al2O3 layer caused by different
work-function metals for (a) n-type and (b) p-type GaAs. The
presence of a metallic Al 1s signal at 1559.5 eV binding energy
originates from the metal cap.
type, of 0.11–0.31 eV, and p type, of 0.15–0.35 eV as shown
in Table I.
Work-function differences between the metal and the
pinned GaAs Fermi level should be reflected in a potential
difference across the dielectric layer resulting in a binding
energy shift, and broadening of the associated dielectric core
levels.3 These changes would be expected to be most apparent
between the n-type GaAs and the Ni, or the p-type GaAs and
the Al, as these both represent the largest potential difference,
given the electron affinity of GaAs is 4.07 eV. Figure 7 shows
the changes in binding energy of the Al 1s oxide peak (located
at 1562 eV) for the n- and p-type GaAs substrate resulting
from metal deposition. For the n-type sample the deposition
of the low work-function Al results in a small increase in the
Al 1s peak BE (0.09 eV), which is less than the work-function
difference in the range of 0.3–0.5 eV. It is thought that this
discrepancy is partly due to trapped charge in the Al2O3, which
has previously been measured in the case of Al2O3/InGaAs
systems.28,29 If there is positive charge already present in the
oxide then the potential field needed to equalize the metal
work-function and Fermi level in the semiconductor is less in
the case of an Al cap, and greater in the case of an Ni cap, which
is the case in our results as shown in Table II. The presence of
a metallic Al 1s signal at 1559.4 eV binding energy originates
from the gate metal. For the Ni capped n-type sample, a
TABLE II. Comparison of the calculated and measured shifts in
the Al oxide peak due to the presence of a potential field across the
oxide layer.
Calculated Al2O3 Experimental Al2O3
Sample shift (eV) shift (eV)
Al/Al2O3/n-GaAs 0.3 – 0.5 0.09
Ni/Al2O3/n-GaAs −0.52 – −0.32 −0.59
Al/Al2O3/p-GaAs 0.66 – 0.86 0.54
Ni/Al2O3/p-GaAs −0.12 – 0.08 −0.26
significant decrease in the binding energy (−0.59 eV) of the
Al 1s oxide peak reflects a potential difference of the opposite
polarity across the dielectric caused by the high work-function
Ni contact, as previously explained by Walsh et al.5 and this
shift agrees well with the theoretical work-function difference
in the range from −0.52 to −0.32 eV. The corresponding
binding energy shifts for the p-type sample were 0.54 eV to
higher BE with the Al cap and −0.26 eV for the Ni cap, which
agree well with the expected shifts of 0.66–0.86 eV and −0.12
to 0.08 eV, respectively.
All of these changes are consistent with the difference in
the polarity of the potential difference in the dielectric layer
caused by the low and high work-function metals and further
reflect the restricted nature of the Fermi level movement in
the GaAs, as the work-function difference between GaAs
and metal caps is manifest as a potential difference across
the dielectric layer.3 The Al 1s peak widths for the metal
capped samples broaden when compared to the samples
without metal gates reflecting the gradient in the potential
across the dielectric layer. The small potential difference of
0.09 eV measured across the Al2O3 layer for the Al on
n type results in negligible broadening while a full width
half maximum (FWHM) increase of 0.36 eV for Ni on
the n-type reflects the larger potential difference across the
dielectric. In the case of the p-type sample, again negligible
differences in FWHM were measured for the Al contact, but a
0.18- eV FWHM increase was found for the Ni capped sample.
While these differences are smaller than would be expected,
this can be partially accounted for by the limited extent to
which these potential changes can be quantified by measuring
photoemission peak line shapes.30
IV. CONCLUSIONS
In summary, the large sampling depth of HAXPES has
been used to characterize band bending in metal/Al2O3/GaAs
(MOS) structures fabricated with both high (Ni) and low (Al)
work-function metals. The results are consistent with different
Fermi level positions for n- and p-doped substrates which
are largely independent of metal work function. Valence band
measurements indicate that the Fermi level positions in the
band gap are in the range of 0.4–0.75 eV and 0.8–1.11 eV
above the valence band maximum for p-type and n-type GaAs,
respectively. C-V analysis of near identical samples yield very
similar surface Fermi level positions at zero gate voltage for the
n- and p-type GaAs samples. The C-V responses also indicate
an Al2O3/GaAs interface with a higher Dit in the upper half
of the band gap. A potential difference across the Al2O3 layer
consistent with the difference in metal work functions was also
measured. The ability of HAXPES measurements to allow the
extraction of Fermi level positions at buried metal/dielectric
interfaces in the presence of metal capping layers facilitates
the study of MOS structures which are difficult to analyze
by C-V electrical characterization methods due to the limited
Fermi level movement. The fact that HAXPES measurements
can also provide information on chemical interactions makes
it a powerful analytical tool for the investigation of MOS
structures with layer thickness dimensions relevant to future
semiconductor device technology nodes.
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